

1	2	3	4	5	6	7	8	
A								A
B								B
C								C
D								D


Revision History

Version	Date	Author	Dscription
V1.0	2025-5-15	Shixuan Liu	First confirmation, some resistors & capacitors have been reserved.
V1.1	2025-7-13	Shixuan Liu	Circuit inspection completed.


Revision History

Version	Date	Author	Dscription
V1.0	2025-5-15	Shixuan Liu	First confirmation, some resistors & capacitors have been reserved.
V1.1	2025-7-13	Shixuan Liu	Circuit inspection completed.


System Block Diagram




Power Tree - Digital Circuit




Power Tree - ADC & Analog Circuit



Power On Sequence - RK3568



Power On Sequence - FPGA



Contents

RK3568 Schematic-A	1
RK3568 Schematic-B	2
RK3568 Schematic-C	3
RK3568 Schematic-D	4
FPGA Schematic-A	5
FPGA Schematic-B	6
PCIe Interface Schematic	7
ADC & Analog Schematic-A	8
ADC & Analog Schematic-B	9
System IO Interface Schematic-A	10
System IO Interface Schematic-B	11
System IO Interface Schematic-C	12
System Power Schematic-A	13
System Power Schematic-B	14
System Power Schematic-C	15


Abbreviations

DNP = Do not place this element
PUP = Place under the chip package (only for capacitors)
CTP = Place close to the chip package (only for capacitors)
Differential = Differential Impedance
Single = Single-ended Impedance

RK3568 Power Domain

Power Domain	Supply Voltage	Notes
PMUIO2	3.3V	
VCCIO1	OFF	
VCCIO3	3.3V	
VCCIO4	3.3V	
VCCIO5	3.3V	
VCCIO6	1.8V	
VCCIO7	3.3V	
PMUIO0	1.8V	Fixed
PMUIO1	3.3V	Fixed
VCCIO2	1.8V	FLASH VOL SEL = 1


Power On Sequence - ADC & Analog Circuit



Impedance Parameters

Impedence Template: JLC081611-1080


Impedance Form	Impedance	Layer	Ref Layer - Upper	Ref Layer - Lower	Width (mil)	Spacing (mil)
Single-ended	50 Ohm	Top		L2	4.12	
	50 Ohm	Top		L3	13.82	
	50 Ohm	L3	L2	L4	4.55	
	50 Ohm	L6	L5	L7	4.55	
	50 Ohm	Bottom	L7		4.12	
Differential	85 Ohm	Top		L2	4.67	6
	85 Ohm	L3	L2	L4	4.62	6
	85 Ohm	L6	L5	L7	4.62	6
	85 Ohm	Bottom	L7		4.67	6
	90 Ohm	Top		L2	4.10	6
	90 Ohm	L3	L2	L4	3.97	6
	90 Ohm	L6	L5	L7	3.97	6
	90 Ohm	Bottom	L7		4.10	6
	100 Ohm	Top		L2	3.6	9
	100 Ohm	L3	L2	L4	3.62	9
	100 Ohm	L6	L5	L7	3.62	9
	100 Ohm	Bottom	L7		3.6	9




Calculation Basis: <https://tools.jlc.com/jlcTools/#/impedanceCalculateNew>

PCB Stacked Structure


Impedence Template: JLC081611-1080




Power & Gnd




OSC / PLL / PMUIO1 / PMUIO2





ARM JTAG



RK3568 System Clock



RK3568 PMIC IIC

**USB3.0 OTG0 / USB3.0 HOST1**

EMMC Flash Controller

U1G

VCCIO2 Domain

EMMC D0	GPIO1_B4_u
EMMC D1	GPIO1_B5_u
EMMC D2	GPIO1_B6_u
EMMC D3	GPIO1_B7_u
EMMC D4	GPIO1_C0_u
EMMC D5	GPIO1_C1_u
EMMC D6	GPIO1_C2_u
EMMC D7	GPIO1_C3_u
EMMC CMD	GPIO1_C4_u
EMMC CLKOUT	GPIO1_C5_d
EMMC DATA STROBE	GPIO1_C6_d
EMMC RSTn	GPIO1_C7_d
	GPIO1_D0_d
	GPIO1_D1_u
	GPIO1_D2_u
	GPIO1_D3_u
	GPIO1_D4_u

Default is determined by: FLASH_VOL_SEL VCCIO2
 L: VCCIO2 must supply 3.3V
 H: VCCIO2 must supply 1.8V

Single 50 Ohm +/-10%

A24	eMMC D0
C21	eMMC D1
B24	eMMC D2
D21	eMMC D3
A25	eMMC D4
E21	eMMC D5
E22	eMMC D6
B25	eMMC D7
B22	eMMC CMD
A23	eMMC CLKOUT RK
A26	eMMC DATA STROBE
F20	eMMC RSTn

0402 1% eMMC CLKOUT

R13 22R

A22, C24, D23, C23, A21C are crossed out with red X's.

VCCIO_FLASH


H18

C46 100nF 0201 10V XSR

PUP

GND

RR3568



SD Card Control

U1L

VCCIO4 Domain
Operating Voltage=1.8V / 3.3V

SDMMC1_D0	GPIO2_A3_u	E27
SDMMC1_D1	GPIO2_A4_u	E28
SDMMC1_D2	GPIO2_A5_u	F28
SDMMC1_D3	GPIO2_A6_u	C27
SDMMC1_CMD	GPIO2_A7_u	C28
SDMMC1_CLK	GPIO2_B0_d	D27
SDMMC1_PWREN	GPIO2_B1_d	D26
SDMMC1_DET	GPIO2_B2_u	F25
	GPIO2_B3_u	F28
	GPIO2_B4_u	G27
	GPIO2_B5_u	G28
	GPIO2_B6_u	F27
	GPIO2_B7_d	H25
	GPIO2_C0_d	F24
	GPIO2_C1_d	G23
	GPIO2_C2_d	F25
	GPIO2_C3_d	H24
	GPIO2_C4_d	H23
	GPIO2_C5_d	F26
	GPIO2_C6_d	E26

VCCIO4

RK3568

VCCIO_SD

J21

C47
100nF

0201

10V

X5R

CTP

GND

EMMC Flash - NC

U2B		
A1	NC	H1
A2	NC	H2
A3	NC	H3
A9	NC	H12
A10	NC	H13
A11	NC	H14
A12	NC	
A13	NC	G1
A14	NC	G2
		G12
B1	NC	G13
B7	NC	G14
B8	NC	
B9	NC	J1
B10	NC	J2
B11	NC	J3
B12	NC	J12
B13	NC	J13
B14	NC	J14
		K1
C1	NC	K2
C3	NC	K3
C5	NC	K12
C7	NC	K13
C8	NC	K14
C9	NC	
C10	NC	L1
C11	NC	L2
C12	NC	L3
C13	NC	L12
C14	NC	L13
		L14
D1	NC	
D2	NC	M1
D3	NC	M2
D4	NC	M3
D12	NC	M7
D13	NC	M8
D14	NC	M9
		M10
E1	NC	M11
E2	NC	M12
E12	NC	M13
E13	NC	M14
E14	NC	

RECOVERY

VCCA_1V8

R14
10k
0402
1%

R16
0402

SARADC_VIN0_KEY/RECOVERY

100k
1%

KEY1

TS-1088R-02020



Recovery Mode

D4
ESD5311X
21V
DFN1006-2


GND

[illegible][illegible][illegible][illegible]


Title RK3568 Schematic B			
Size A2	Number		Revision V1.0
Date: 7/17/2025	Sheet 2 of 15		
File: C:\Users\JRK3568-SCH2SchDoc	Drawn By: Shixuan Liu		

RK3568 DDR PHY***RK3568 LPDDR4x***

LPDDR4x Decoupling Capacitors - VCC_DDR



LPDDR4x Decoupling Capacitors - VCC0V6_DDR










LPDDR4x Decoupling Capacitors - VCC1V8_DDR





Title RK3568 Schematic C		
Size A2	Number	Revision V1.0
Date: 7/17/2025	Sheet 3 of 15	
File: C:\Users\ARK3568-SCH3\SchDoc	Drawn By: Shixuan Liu	


Unused Modules - RK3568




FPGA Config - BANK 0




FPGA Config - SPI Flash




Unused Modules - FPGA




FPGA Config - BANK 14




FPGA Config SPI Flash pull up




FPGA System Clock




FPGA Power & Gnd




Decoupling Capacitors - FPGA Power



Decoupling Capacitors - HR BANK




Decoupling Capacitors - GTP BANK




Title		
XC7A100T Schematic A		
Size	Number	Revision
A2		V1.0
Date:	7/17/2025	Sheet 5 of 15
File:	C:\Users\... \FPGA-SCH1.SchDoc	Drawn By: Shixuan Liu


PCIe3.0 Interface




PCIe3.0 HOST




CLKREQ & WAKE & PERST




PCIe3.0 REFCLK (Mode: CC)




PI6C557 CLK In




PI6C557 Power




PCIe3.0 Data




PI6C557 Options




PCIe3.0 Control




PCIe3.0 CARD - RX & TX




ADC-A




ADC-B



ADC-A - Operational Amplifier of 1-8 ADC Channels, Input = +/- 10V




Decoupling Capacitors




Title		
ADC Schematic A		
Size	Number	Revision
A2		V1.0
Date:	7/17/2025	Sheet Ref 15
File:	C:\Users\...\ADC-SCH1.SchDoc	Drawn By: Shixuan Liu

FPAG ADC-A Controller




FPAG ADC-B Controller




ADC-B - Operational Amplifier of 1-8 ADC Channels, Input = +/- 10V


Channel 1




Channel 2




Channel 3




Channel 4




Channel 5




Channel 6




Channel 7





Channel 8




Decoupling Capacitors





USB3.0 OTG0 (Linux Download - Special Interface)





WIFI Module



USB3.0 HOST1





USB2.0 HOST3




SD Card

REMOVED


Debug UART to USB2.0 (CH340)



FPGA JTAG to USB2.0




FT2232 Interface

FT2232 EEPROM


FT2232 Interface

FPGA JTAG USB2.0




FT2232 Interface

FT2232 Clock




FT2232 Interface

FT2232 Reset




FT2232 Interface

FT2232 Decoupling Capacitors




FT2232 Interface

ADC Card Power




ADC Signal



X3091WR-98B-9TV15


Connect B48, B49 in card side

M.2 M-Key SSD




M.2 Key

M.2 M-Key Decoupling Capacitors




M.2 Key


Li-cell



Reset Key - RK3568




Reset Key - FPGA




Title System IO Schematic B			
Size A2	Number		Revision V1.0
Date:	7/17/2025	Sheet1 of 15	
File:	C:\Users\LSYSTEM-IO2\SchDoc	Drawn By:	Shixuan Liu

12V_DCIN to VCC3V3_SYS




RK3568 Power Tree

12V_DCIN to VCC5V0_SYS




RK3568 Power Tree

12V_DCIN to VCC5V0_USB




RK3568 Power Tree

VCC5V0_SYS to VDD_CPU




RK3568 Power Tree

RK809-5 LDO & DC-DC




RK809-5 Management




RK3568 Power Tree

RK809-5 CODEC




RK3568 Power Tree

RK809-5 Clock




RK3568 Power Tree

VCC1V8_PMU to VCC1V8_DDR




RK3568 Power Tree

VCC1V8 to VCCIO_FLASH



RK3568 Power Tree


VCCA_1V8/0V9 to USB_AVDD_1V8/0V9



RK3568 Power Tree


Title		
Power Schematic A		
Size	Number	Revision
A2		V1.0
Date:	7/17/2025	Sheet 1 of 15
File:	C:\Users\... \POWER-SCH1.SchDoc	Drawn By: Shixuan Liu

12V_DCIN to VCC3V3_PCIE




RK3568 Power Tree

VCC3V3_SYS to VCC0V6_DDR




RK3568 Power Tree

VCC5V0_DEBUG to VCC3V3_CH340




VCC5V0_USB to VCC3V3_PI6C




RK3568 Power Tree

VCC12V_DCIN to VCC1V0_FPGA_VCCINT




FPGA Power Tree

VCC12V_DCIN to VCC1V2_FPGA_GTPAVTT




FPGA Power Tree

VCC12V_DCIN to VCC1V8_FPGA_VCCAUX




FPGA Power Tree

VCC12V_DCIN to VCC1V35_FPGA_VCCO




FPGA Power Tree

Power on sequence




FPGA Power Tree

PG VH




FPGA Power Tree

VCC12V_DCIN to VCC3V3_FPGA_VCCO



FPGA Power Tree

VCC1V0_FPGA_VCCINT to VCC1V0_FPGA_GTPAVCC



FPGA Power Tree

VCC1V0_FPGA_VCCINT to VCC1V0_FPGA_VCCBRAM



FPGA Power Tree

Title		
Power Schematic B		
Size	Number	Revision
A2		V1.0
Date:	7/17/2025	Sheet14of15
File:	C:\Users\... \POWER-SCH2.SchDoc	Drawn By: Shixuan Liu

