


- Full Look-Ahead for High-Speed Operations on Long Words
 - Input Clamping Diodes Minimize Transmission-Line Effects
 - Darlington Outputs Reduce Turn-Off Time
 - Arithmetic Operating Modes:
 - Addition
 - Subtraction
 - Shift Operand A One Position
 - Magnitude Comparison
 - Plus Twelve Other Arithmetic Operations
 - Logic Function Modes:
 - Exclusive-OR
 - Comparator
 - AND, NAND, OR, NOR
 - Plus Ten Other Logic Operations


SN54LS181, SN54S181 . . . J OR W PACKAGE
SN74LS181, SN74S181 . . . DW OR N PACKAGE

(TOP VIEW)



SN54LS181, SN54S181 . . . FK PACKAGE

(TOP VIEW)



NC - No internal connection

TYPICAL ADDITION TIMES

NUMBER OF BITS	ADDITION TIMES		PACKAGE COUNT		CARRY METHOD BETWEEN ALUs
	USING 'LS181 AND 'S182	USING 'S181 AND 'S182	ARITHMETIC/ LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	
1 to 4	24 ns	11 ns	1		NONE
5 to 8	40 ns	18 ns	2		RIPPLE
9 to 16	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

description

The 'LS181 and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54S182 or SN74S182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'S182 circuits with these ALUs to provide multi-level full carry look-ahead is illustrated under typical applications data for the 'S182.

If high speed is not of importance, a ripple-carry input (C_N) and a ripple-carry output (C_{N+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

SN54LS181, SN54S181

SN74LS181, SN74S181

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

description (continued)

The 'LS181 and 'S181 will accommodate active-high data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	\bar{A}_0	\bar{B}_0	\bar{A}_1	\bar{B}_1	\bar{A}_2	\bar{B}_2	\bar{A}_3	\bar{B}_3	\bar{F}_0	\bar{F}_1	\bar{F}_2	\bar{F}_3	C_n	C_{n+4}	\bar{P}	\bar{G}
Active-high data (Table 2)	A_0	B_0	A_1	B_1	A_2	B_2	A_3	B_3	F_0	F_1	F_2	F_3	\bar{C}_n	\bar{C}_{n+4}	X	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A - B - 1$, which requires an end-around or forced carry to provide $A - B$.

The 'LS181 or 'S181 can also be utilized as a comparator. The $A = B$ output is internally decoded from the function outputs (F_0, F_1, F_2, F_3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality ($A = B$). The ALU must be in the subtract mode with $C_n = H$ when performing this comparison. The $A = B$ output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S_3, S_2, S_1, S_0 at L, H, H, L, respectively.

INPUT C_n	OUTPUT C_{n+4}	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
H	H	$A \geq B$	$A \leq B$
H	L	$A < B$	$A > B$
L	H	$A > B$	$A < B$
L	L	$A \leq B$	$A \geq B$

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S_0, S_1, S_2, S_3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C ; Series 74LS and 74S devices are characterized for operation from 0°C to 70°C .


signal designations

In both Figures 1 and 2, the polarity indicators (Δ) indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'LS181 and 'S181, together with the 'S182, can be used with the signal designation of either Figure 1 or Figure 2.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic symbols[†] and signal designations (active-low data)



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.
Pin numbers shown are for dual-in-line and "small outline" packages.

FIGURE 1 (USE WITH TABLE 1)

TABLE 1

SELECTION				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
S3	S2	S1	S0		Cn = L (no carry)	
L	L	L	L	F = \bar{A}	F = A MINUS 1	F = A
L	L	L	H	F = \bar{AB}	F = AB MINUS 1	F = AB
L	L	H	L	F = $\bar{A} + B$	F = \bar{AB} MINUS 1	F = \bar{AB}
L	L	H	H	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	F = $A + \bar{B}$	F = A PLUS ($A + \bar{B}$)	F = A PLUS ($A + \bar{B}$) PLUS 1
L	H	L	H	F = \bar{B}	F = AB PLUS ($A + \bar{B}$)	F = AB PLUS ($A + \bar{B}$) PLUS 1
L	H	H	L	F = $A \oplus B$	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	F = $A + \bar{B}$	F = $A + \bar{B}$	F = $(A + \bar{B})$ PLUS 1
H	L	L	L	F = \bar{AB}	F = A PLUS ($A + B$)	F = A PLUS ($A + B$) PLUS 1
H	L	L	H	F = $A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = \bar{AB} PLUS ($A + B$)	F = \bar{AB} PLUS ($A + B$) PLUS 1
H	L	H	H	F = $A + B$	F = $(A + B)$	F = $(A + B)$ PLUS 1
H	H	L	L	F = 0	F = A PLUS A^{\dagger}	F = A PLUS A PLUS 1
H	H	L	H	F = \bar{AB}	F = AB PLUS A	F = AB PLUS A PLUS 1
H	H	H	L	F = AB	F = \bar{AB} PLUS A	F = \bar{AB} PLUS A PLUS 1
H	H	H	H	F = A	F = A	F = A PLUS 1

[†]Each bit is shifted to the next more significant position.


SN54LS181, SN54S181

SN74LS181, SN74S181

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS136 - DECEMBER 1972 - REVISED MARCH 1988

logic symbols[†] and signal designations (active-high data)



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.
Pin numbers shown are for dual-in-line and "small outline" packages.


FIGURE 2 (USE WITH TABLE 2)

TABLE 2

SELECTION				ACTIVE-HIGH DATA		
S3	S2	S1	S0	M = H	M = L; ARITHMETIC OPERATIONS	
				LOGIC FUNCTIONS	$\bar{C}_n = H$ (no carry)	$\bar{C}_n = L$ (with carry)
L	L	L	L	$F = \bar{A}$	$F = A$	$F = A \text{ PLUS } 1$
L	L	L	H	$F = A + B$	$F = A + B$	$F = (A + B) \text{ PLUS } 1$
L	L	H	L	$F = \bar{A}B$	$F = A + \bar{B}$	$F = (A + \bar{B}) \text{ PLUS } 1$
L	L	H	H	$F = 0$	$F = \text{MINUS } 1 \text{ (2's COMPL)}$	$F = \text{ZERO}$
L	H	L	L	$F = \bar{A}B$	$F = A \text{ PLUS } \bar{A}B$	$F = A \text{ PLUS } \bar{A}B \text{ PLUS } 1$
L	H	L	H	$F = B$	$F = (A + B) \text{ PLUS } AB$	$F = (A + B) \text{ PLUS } AB \text{ PLUS } 1$
L	H	H	L	$F = A \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L	H	H	H	$F = \bar{A}\bar{B}$	$F = \bar{A}\bar{B} \text{ MINUS } 1$	$F = \bar{A}\bar{B}$
H	L	L	L	$F = \bar{A} + B$	$F = A \text{ PLUS } AB$	$F = A \text{ PLUS } AB \text{ PLUS } 1$
H	L	L	H	$F = A \oplus B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H	L	H	L	$F = B$	$F = (A + \bar{B}) \text{ PLUS } AB$	$F = (A + \bar{B}) \text{ PLUS } AB \text{ PLUS } 1$
H	L	H	H	$F = AB$	$F = AB \text{ MINUS } 1$	$F = AB$
H	H	L	L	$F = 1$	$F = A \text{ PLUS } A^{\dagger}$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H	H	L	H	$F = A + \bar{B}$	$F = (A + B) \text{ PLUS } A$	$F = (A + B) \text{ PLUS } A \text{ PLUS } 1$
H	H	H	L	$F = A + B$	$F = (A + \bar{B}) \text{ PLUS } A$	$F = (A + \bar{B}) \text{ PLUS } A \text{ PLUS } 1$
H	H	H	H	$F = A$	$F = A \text{ MINUS } 1$	$F = A$

[†]Each bit is shifted to the next more significant position.

logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.

SN54LS181, SN54S181 SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each \bar{A} input in conjunction with inputs S2 or S3, and to each \bar{B} input in conjunction with inputs S0 or S3.

recommended operating conditions

	SN54LS181			SN74LS181			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH} (All outputs except A = B)			-400			-400	μA
Low-level output current, I _{OL}			4			8	mA
Operating free-air temperature, T _A	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS181			SN74LS181			UNIT		
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX			
V _{IH}	High-level input voltage				2	2			V	
V _{IL}	Low-level input voltage				0.7	0.8			V	
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.5	-1.5			V	
V _{OH}	High-level output voltage, any output except A = B	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OH} = -400 µA			2.5	3.4			V	
I _{OH}	High-level output current, A = B output only	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, V _{OH} = 5.5 V			100	100			µA	
V _{OL}	Low-level output voltage	All outputs Output G Output P	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OL} = 4 mA	0.25	0.4	0.25	0.4	V	
				I _{OL} = 8 mA			0.35	0.5		
				I _{OL} = 16 mA	0.47	0.7	0.47	0.7		
				I _{OL} = 8 mA	0.35	0.6	0.35	0.5		
I _I	Input current at max. input voltage	Mode input	V _{CC} = MAX, V _I = 5.5 V		0.1		0.1		mA	
		Any A or B input			0.3		0.3			
		Any S input			0.4		0.4			
		Carry input			0.5		0.5			
I _{IH}	High-level input current	Mode input	V _{CC} = MAX, V _I = 2.7 V		20		20		µA	
		Any A or B input			60		60			
		Any S input			80		80			
		Carry input			100		100			
I _{IL}	Low-level input current	Mode input	V _{CC} = MAX, V _I = 0.4 V		-0.4		-0.4		mA	
		Any A or B input			-1.2		-1.2			
		Any S input			-1.6		-1.6			
		Carry input			-2		-2			
I _{OS}	Short-circuit output current, any output except A = B [§]	V _{CC} = MAX			-6	-40			mA	
I _{CC}	Supply current	V _{CC} = MAX, See Note 3	Condition A		20	32	20	34	mA	
			Condition B		21	35	21	37		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^fAll typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time.

NOTE 3: With outputs open, I_{CC} is measured for the following conditions:

A. S0 through S3, M, and \bar{A} inputs are at 4.5 V, all other inputs are grounded.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.

B: S0 through S3 and M are at 4.5 V, all other inputs are grounded.



switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, ($C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, see note 4)


PARAMETER ^t	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	C_n	C_{n+4}		18	27		ns
t_{PHL}				13	20		
t_{PLH}	Any \bar{A} or \bar{B}	C_{n+4}	M = 0 V, $S_0 = S_3 = 4.5 \text{ V}$, $S_1 = S_2 = 0 \text{ V}$ (SUM mode)	25	38		ns
t_{PHL}			$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	25	38		
t_{PLH}	C_n	Any \bar{F}	M = 0 V (SUM or DIFF mode)	27	41		ns
t_{PHL}			$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$, $S_1 = S_2 = 0 \text{ V}$ (SUM mode)	27	41		
t_{PLH}	Any \bar{A} or \bar{B}	\bar{G}	$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$, $S_1 = S_2 = 0 \text{ V}$ (SUM mode)	17	26		ns
t_{PHL}			$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	13	20		
t_{PLH}	Any \bar{A} or \bar{B}	\bar{P}	$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$, $S_1 = S_2 = 0 \text{ V}$ (SUM mode)	19	29		ns
t_{PHL}			$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	15	23		
t_{PLH}	Any \bar{A} or \bar{B}	\bar{P}	$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$, $S_1 = S_2 = 0 \text{ V}$ (SUM mode)	21	32		ns
t_{PHL}			$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	21	32		
t_{PLH}	\bar{A}_i or \bar{B}_i	\bar{F}_i	$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$, $S_1 = S_2 = 0 \text{ V}$ (SUM mode)	20	30		ns
t_{PHL}			$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	20	30		
t_{PLH}	\bar{A}_i or \bar{B}_i	\bar{F}_i	$M = 4.5 \text{ V}$ (logic mode)	22	33		ns
t_{PHL}			$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	26	38		
t_{PLH}	Any \bar{A} or \bar{B}	A = B	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	33	50		ns
t_{PHL}				41	62		

^t t_{PLH} = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

schematics of inputs and outputs



SN54LS181, SN54S181 SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

NOTES: 1. Voltage values, except interemitter voltage, are measured between each emitter and ground.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

recommended operating conditions

	SN54S181			SN74S181			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH} (All outputs except A = B)			-1			-1	mA
Low-level output current, I_{OL}			20			20	mA
Operating free-air temperature, T_A	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54S181			SN74S181			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH} High-level input voltage		2			2			V
V _{IL} Low-level input voltage				0.8			0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.2			-1.2	V
V _{OH} High-level output voltage, any output except A = B	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	2.5	3.4		2.7	3.4		V
I _{OH} High-level output current, A = B output only	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, V _{OH} = 5.5 V			250			250	μA
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA			0.5			0.5	V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
I _{IH} High-level input current	Mode input			50			50	μA
	Any A or B input			150			150	
	Any S input			200			200	
	Carry input			250			250	
I _{IIL} Low-level input current	Mode input			-2			-2	mA
	Any A or B input			-6			-6	
	Any S input			-8			-8	
	Carry input			-10			-10	
I _{OS} Short-circuit output current, any output except A = B [§]	V _{CC} = MAX	-40	-100	-40	-100			mA
I _{CC} Supply current	V _{CC} = MAX, T _A = 125°C, See Note 3	W package only		195				mA
	V _{CC} = MAX, See Note 3	All packages	120	220	120	220		

^t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time.

NOTE 3: I_{CC} is measured for the following conditions (the typical and maximum values apply to both):

A. S₀ through S₃, M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

B. SO through S3 and M are at 4.5 V, all other inputs grounded, and all outputs are open.



SN54LS181, SN54S181
SN74LS181, SN74S181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ ($C_L = 15 \text{ pF}$, $R_L = 280 \Omega$, see note 4)


PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	C _n	C _{n+4}		7	10.5		ns
t _{PHL}				7	10.5		
t _{PLH}	Any \bar{A} or \bar{B}	C _{n+4}	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	12.5	18.5		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF mode)	12.5	18.5		
t _{PLH}	Any \bar{A} or \bar{B}	C _{n+4}	M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF mode)	15.5	23		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	15.5	23		
t _{PLH}	C _n	Any \bar{F}	M = 0 V (SUM or DIFF mode)	7	12		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	7	12		
t _{PLH}	Any \bar{A} or \bar{B}	\bar{G}	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	8	12		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF mode)	7.5	12		
t _{PLH}	Any \bar{A} or \bar{B}	\bar{G}	M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF mode)	10.5	15		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	10.5	15		
t _{PLH}	Any \bar{A} or \bar{B}	\bar{P}	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	7.5	12		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF mode)	7.5	12		
t _{PLH}	\bar{A}_i or \bar{B}_i	\bar{F}_i	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	11	16.5		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF mode)	11	16.5		
t _{PLH}	\bar{A}_i or \bar{B}_i	\bar{F}_i	M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	14	20		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF mode)	14	22		
t _{PLH}	\bar{A}_i or \bar{B}_i	\bar{F}_i	M = 4.5 V (logic mode)	14	20		ns
t _{PHL}			M = 4.5 V (logic mode)	14	22		
t _{PLH}	Any \bar{A} or \bar{B}	A = B	M = 0 V, S ₀ = S ₃ = 0 V, S ₁ = S ₂ = 4.5 V (DIFF mode)	15	23		ns
t _{PHL}			M = 0 V, S ₀ = S ₃ = 4.5 V, S ₁ = S ₂ = 0 V (SUM mode)	20	30		

[†]t_{PLH} = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1. Refer to Parameter Measurement Information page for test conditions.

schematics of inputs and outputs



SN54LS181, SN54S181

SN74LS181, SN74S181

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS136 – DECEMBER 1972 – REVISED MARCH 1988

PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Note 4)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
tPLH	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
tPHL	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
tPLH	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	In-Phase
tPHL	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	In-Phase
tPLH	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	\bar{G}	In-Phase
tPHL	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	\bar{G}	In-Phase
tPLH	C_n	None	None	All \bar{A}	All \bar{B}	Any \bar{F} or C_{n+4}	In-Phase
tPHL	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	C_{n+4}	Out-of-Phase
tPLH	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	C_{n+4}	Out-of-Phase
tPHL							

DIFF MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Note 4)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
tPLH	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A}	Remaining \bar{B}, C_n	\bar{F}_i	In-Phase
tPHL	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A}	Remaining \bar{B}, C_n	\bar{F}_i	Out-of-Phase
tPLH	\bar{A}_i	None	\bar{B}_i	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	In-Phase
tPHL	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	Out-of-Phase
tPLH	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{G}	In-Phase
tPHL	\bar{B}_i	None	\bar{A}_i	None	Remaining \bar{A} and \bar{B}, C_n	\bar{G}	Out-of-Phase
tPLH	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A}	Remaining \bar{B}, C_n	A = B	In-Phase
tPHL	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A}	Remaining \bar{B}, C_n	A = B	Out-of-Phase
tPLH	C_n	None	None	All \bar{A} and \bar{B}	None	C_{n+4} or any \bar{F}	In-Phase
tPHL	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A}, \bar{B}, C_n	C_{n+4}	Out-of-Phase
tPLH	\bar{B}_i	None	\bar{A}_i	None	Remaining \bar{A}, \bar{B}, C_n	C_{n+4}	In-Phase
tPHL							

LOGIC MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Note 4)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
tPLH	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{F}_i	Out-of-Phase
tPHL	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{F}_i	Out-of-Phase
tPLH							

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	O
JM38510/07801BJA	ACTIVE	CDIP	J	24	15	Non-RoHS & Non-Green	Call TI	N / A for Pkg Type	
M38510/07801BJA	ACTIVE	CDIP	J	24	15	Non-RoHS & Non-Green	Call TI	N / A for Pkg Type	
SN54LS181J	ACTIVE	CDIP	J	24	15	Non-RoHS & Non-Green	Call TI	N / A for Pkg Type	
SNJ54LS181J	ACTIVE	CDIP	J	24	15	Non-RoHS & Non-Green	Call TI	N / A for Pkg Type	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including lead, and do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified applications. TI reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm. Flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a device has multiple markings, the first marking on the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material options if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its information on data believed to be accurate and reliable. TI provides this information "as is" without warranty of any kind, either express or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. TI reserves the right to make changes to this information at any time, without notice, and is not responsible for typographical or mathematical errors that may appear in this document. TI makes no commitment to update the information contained herein.


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer or

J (R-GDIP-T**)

CERAMIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
 - This package can be hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated