


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Y. Tsiatouhas



CMOS Integrated Circuit Design Techniques


Overview



VLSI Systems
and Computer Architecture Lab

1. *Scan testing: design and application*
2. *At speed testing*
3. *The scan-set design technique*
4. *Scan testing power issues*
5. *The scan-hold design technique*
6. *Level sensitive scan design*
7. *Broadcast and Illinois scan design*

Sequential Circuits Testing



In sequential circuits the initial state (register's values) is not by default known. Consequently, the sensitization of faults and the propagation of the corresponding erroneous responses may turn to be a hard task.

A solution is to use techniques for the proper initialization of the circuit state to known values.


- Application of proper test vector sequences and/or the use of Set/Reset signals to setup the required state.
- Development of efficient techniques to set the initial state and observe the subsequent state after the response of the circuit.



Scan Testing

3

General Scan Testing Scheme




The memory elements (latches or Flip-Flops) in a design are properly connected to form a unified shift register (*scan register* or *chain*). This way the internal state of the circuit is determined (controlled) by shifting in (*scan-in*) to the scan register the required test data to be applied to the combinational logic. Moreover, the existing internal state (previous logic response) can be observed by shifting out (*scan-out*) the data stored into the scan register.



Scan Testing


4

Scan Testing Design (I)




5

Scan Testing Design (II)




6


Scan Path Design (I)




Scan Path Design (II)



Test Sequences During Scan Testing




Scan Application (I)



Scan Testing

10


Scan Application (II)



Scan Testing

11


Scan Application (III)



Scan Testing

12


Delay Fault Testing



$V1 = <10>$ ← Initializing test vector
 $V2 = <11>$ ← Path activation test vector

A path delay fault requires a pair of subsequent test vectors to be detected.
The first test vector initializes the circuit while the second test vector activates the path under test.


How scan testing facilities can be exploited for delay fault testing ?




13

At Speed Scan Testing (I)

(Skewed-load or Launch-on-shift Technique)




Delay fault oriented
scan testing
technique




14

At Speed Scan Testing (II)

(Double Capture or Launch-on-Capture Technique)





Delay fault oriented
scan testing
technique



Scan Testing

15


Fast Clock Pulses Generation



Scan Testing

16


The Clocked-Scan Technique



Scan Testing

17


The Scan-Set Technique (I)



Scan Testing


18

The Scan-Set Technique (II)




19

The Scan-Set Technique (III)




20

The Scan-Set Technique (IV)



Dual Flip-Flops Scan Architecture




Scan Testing Impact


- Silicon area and pin count cost.
- Speed performance degradation.
- Test application time cost.
- Excess power consumption (usually outside circuit's specifications) during the scan-in/out operations and the capture of the test response in the scan chain.




Scan Chain Shift Power Consumption (I)



Scan Chain Shift Power Consumption (II)



Scan Chain Capture Power Consumption



Power consumption during scan testing procedures is a major concern since it can be several times higher than this during the normal mode of operation. This can affect the reliability of the circuit under test (CUT) due to overheat and electromigration phenomena.

The excessive switching activity of the CUT during the scan operations may violate the power supply IR and Ldi/dt drop limitations and increase the probability of noise induced test failures. In addition, the elevated temperature can degrade the speed performance of the CUT and result to erroneous test responses that will invalidate the testing process and lead to yield loss.




X-bit Assignment


- A large number of bits in a test cube that is generated by an ATPG tool are don't care bits (X-bits).
- In order to apply a test cube for circuit testing, specific values must be assigned to the X-bits (test vector formation). This task is called X-filling.
- The X-filling process can be oriented for shift and/or capture power reduction.




Low Power Scan




Scan-Hold Flip-Flop



The Scan-Hold Technique




Level Sensitive Scan Design (I)




31

Level Sensitive Scan Design (II)



32

Level Sensitive Scan Design (III)




33

Test Data Compression


Typically, ATPG tools generate test vectors where only 1% to 5% of the bits have specified values!

On the other hand, test data volume is a major concern for the available bandwidth and the ATEs' storage capabilities.




34

Linear Decompression




35

Broadcast & Illinois Scan Design




36

Reconfigurable Broadcast Scan Design




37

Space Compaction



38


Random-Access Scan Design



39

Reordering of Scan Chain Flip-Flops (I)

Typical Scan Chain




Scan Testing

40

Reordering of Scan Chain Flip-Flops (II)

2nd Alternative Scan Testing Application




Scan Testing

41

Reordering of Scan Chain Flip-Flops (III)

3rd Alternative Scan Testing Application with cell reordering



Scan Testing

42

References

- “**Principles of Testing Electronics Systems**,” S. Mourad and Y. Zorian, *John Wiley & Sons*, 2000.
- “**Essentials of Electronic Testing: for Digital, Memory and Mixed-Signal VLSI Circuits**,” M. Bushnell and V. Agrawal, *Kluwer Academic Publishers*, 2000.
- “**Power-Constrained Testing of VLSI Circuits**,” N. Nicolici and B. Al-Hashimi, *Kluwer Academic Publishers*, 2003.
- “**Digital Systems Testing and Testable Design**,” M. Abramovici, M. Breuer and A. Friedman, *Computer Science Press*, 1990.
- “**System-on-Chip Test Architectures**,” L-T Wang, C. Stroud and N. Touba, *Morgan-Kaufmann*, 2008.
- “**VLSI Test Principles and Architectures**,” L-T Wang, C-W. Wu and X. Wen, *Morgan-Kaufmann*, 2006.

