


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Y. Triantouhas



CMOS Integrated Circuit Design Techniques


Overview



VLSI Systems
and Computer Architecture Lab

1. *Scan testing: design and application*
2. *At speed testing*
3. *The scan-set design technique*
4. *Scan testing power issues*
5. *The scan-hold design technique*
6. *Level sensitive scan design*
7. *Broadcast and Illinois scan design*

Sequential Circuits Testing



In sequential circuits the initial state (register's values) is not by default known. Consequently, the sensitization of faults and the propagation of the corresponding erroneous responses may turn to be a hard task.

A solution is to use techniques for the proper initialization of the circuit state to known values.


- Application of proper test vector sequences and/or the use of *Set/Reset* signals to setup the required state.
- Development of efficient techniques to set the initial state and observe the subsequent state after the response of the circuit.



Scan Testing

3

General Scan Testing Scheme




The memory elements (latches or Flip-Flops) in a design are properly connected to form a unified shift register (*scan register* or *chain*). This way the internal state of the circuit is determined (controlled) by shifting in (*scan-in*) to the scan register the required test data to be applied to the combinational logic. Moreover, the existing internal state (previous logic response) can be observed by shifting out (*scan-out*) the data stored into the scan register.




Scan Testing

4


Scan Testing Design (I)



Scan Testing Design (II)




Scan Path Design (I)




7

Scan Path Design (II)



8


Test Sequences During Scan Testing



Scan Testing

9

Scan Application (I)




$M = \#$ of scan cells

Scan Testing

10


Scan Application (II)



Scan Testing

11


Scan Application (III)



Scan Testing

12

Delay Fault Testing




$V1 = \langle 10 \rangle \leftarrow$ Initializing test vector

$V2 = \langle 11 \rangle \leftarrow$ Path activation test vector

A path delay fault requires a pair of subsequent test vectors to be detected.
The first test vector initializes the circuit while the second test vector activates the path under test.


How scan testing facilities can be exploited for delay fault testing ?



13

At Speed Scan Testing (I)


(Skewed-load or Launch-on-shift Technique)



14

At Speed Scan Testing (II)


(Double Capture or Launch-on-Capture Technique)



Scan Testing

15


Fast Clock Pulses Generation



Scan Testing

16


The Clocked-Scan Technique



Scan Testing

17


The Scan-Set Technique (I)




Scan Testing

18

The Scan-Set Technique (II)



The Scan-Set Technique (III)



The Scan-Set Technique (IV)

The diagram illustrates the Scan-Set Technique (IV) for testing a combinational logic block. The combinational logic block has inputs X_1, X_2, \dots, X_k and outputs Z_1, Z_2, \dots, Z_N . Below the combinational logic, there are two rows of D flip-flops. The top row consists of flip-flops labeled 1, 2, ..., M, each with a D input from the combinational logic, a Q output, and a CLK input. The bottom row consists of flip-flops labeled 1, 2, ..., M, each with a D input from the combinational logic, a Q output, and a CLK input. The top row is connected to SE1 and SCLK. The bottom row is connected to SE2 and TCLK. The output of the bottom row is labeled SO. A red arrow points to the TCLK input, and a red '1' is shown next to SE2. A red '0' is shown next to SE1. The text "Test Response Scan-Out SE1=0 - SE2=1" is at the bottom right.

Dual Flip-Flops Scan Architecture

The diagram illustrates the Dual Flip-Flops Scan Architecture, showing two main blocks: **Scan FF** and **System FF**.

Scan FF Block:

- Inputs: **SCB** (Scan Chain Enable), **SI** (Scan Input), **SCA** (Scan Clock Enable), and **CUPTURE** (Capture).
- Internal Structure: Contains a **Master Latch** (D1, C1, D2, C2) and a **Slave Latch** (C, Q).
- Outputs: **SO** (Scan Output) and **Q** (Data Output).
- Connections: **SI** connects to the Master Latch D1 input. **SCA** connects to the Master Latch C1 input. **CUPTURE** connects to the Master Latch D2 input. The Master Latch Q output connects to the Slave Latch C input. The Slave Latch Q output connects to the **SO** output and the **Q** output.

System FF Block:

- Inputs: **UPDATE** (Update Enable) and **D** (Data Input).
- Internal Structure: Contains a **Master Latch** (D, C, Q) and a **Slave Latch** (D1, C1, D2, C2).
- Outputs: **Q** (Data Output).
- Connections: **D** connects to the Master Latch D input. **UPDATE** connects to the Master Latch C input. The Master Latch Q output connects to the Slave Latch D1 input. The Slave Latch Q output connects to the **Q** output.

External Connections:

- from scan FF** (blue arrow) connects to the **SI** input.
- from logic** (blue arrow) connects to the **D** input.
- to scan FF** (blue arrow) connects to the **SO** output.
- to logic** (blue arrow) connects to the **Q** output.

CLK (Clock) Input: A common clock signal that connects to the C2 input of the Master Latch in the Scan FF block and the C input of the Master Latch in the System FF block.

Intel

Scan Testing Impact


- Silicon area and pin count cost.
- Speed performance degradation.
- Test application time cost.
- Excess power consumption (usually outside circuit's specifications) during the scan-in/out operations and the capture of the test response in the scan chain.



Scan Testing

23


Scan Chain Shift Power Consumption (I)




Scan Testing

24

Scan Chain Shift Power Consumption (II)



Scan Chain Capture Power Consumption



X-bit Assignment


- A large number of bits in a test cube that is generated by an ATPG tool are don't care bits (X-bits).
- In order to apply a test cube for circuit testing, specific values must be assigned to the X-bits (test vector formation). This task is called X-filling.
- The X-filling process can be oriented for shift and/or capture power reduction.



Scan Testing

27


Low Power Scan



Scan Testing

28


Scan-Hold Flip-Flop



Scan Testing

29

The Scan-Hold Technique



Scan Testing

30

Level Sensitive Scan Design (I)

The diagram illustrates the Level Sensitive Scan Design (I) architecture. It features a large block of **Combinational Logic** at the top. On the left, primary inputs x_1, x_2, \dots, x_k are connected to this logic. On the right, primary outputs z_1, z_2, \dots, z_N are produced. Below the combinational logic, there is a scan chain consisting of multiple **Latches Pair** blocks, labeled 1, 2, ..., M. Each latch pair contains a D-type flip-flop (labeled L_1) and a D-type flip-flop (labeled L_2). The L_1 flip-flops are connected to the combinational logic and to the L_2 flip-flops. The L_2 flip-flops are connected to the combinational logic and to the L_1 flip-flops of the next stage. The scan chain is controlled by a **SI** (Scan Input) and a **SO** (Scan Output) signal. The scan chain is also connected to the combinational logic via a **PI** (Primary Input) and **PO** (Primary Output) signal. The scan chain is also connected to the combinational logic via a **CI** (Clock Input) and **CO** (Clock Output) signal. The scan chain is also connected to the combinational logic via a **BI** (Bus Input) and **BO** (Bus Output) signal. The scan chain is also connected to the combinational logic via a **DI** (Data Input) and **DO** (Data Output) signal. The scan chain is also connected to the combinational logic via a **SI** (Scan Input) and **SO** (Scan Output) signal. The scan chain is also connected to the combinational logic via a **CI** (Clock Input) and **CO** (Clock Output) signal. The scan chain is also connected to the combinational logic via a **BI** (Bus Input) and **BO** (Bus Output) signal. The scan chain is also connected to the combinational logic via a **DI** (Data Input) and **DO** (Data Output) signal.

SI

SO

Latches Pair


IBM

Scan Testing

31

[illegible]

Level Sensitive Scan Design (III)




33

Test Data Compression

Typically, ATPG tools generate test vectors where only 1% to 5% of the bits have specified values!


On the other hand, test data volume is a major concern for the available bandwidth and the ATEs' storage capabilities.



Scan Testing


34

Linear Decompression




35

Broadcast & Illinois Scan Design



36


Reconfigurable Broadcast Scan Design



Scan Testing

37

Space Compaction




Scan Testing

X-Compact


38

Random-Access Scan Design



Reordering of Scan Chain Flip-Flops (I)

Typical Scan Chain



Test Application: $300(20+1)+20 = 6320$ clock cycles

1st Alternative Test Application: $300(14+1)+8 = 4508$ clock cycles

"Random" register connection


Improvement 29% !

Scan Testing

40

Reordering of Scan Chain Flip-Flops (II)

2nd Alternative Scan Testing Application




Test Application:	$50(14+1) = 750$ clock cycles	
	$250(12+1)+8 = 3258$ clock cycles	Improvement
	<u>4008 clock cycles</u>	37% !

Scan Testing

41

Reordering of Scan Chain Flip-Flops (III)

3rd Alternative Scan Testing Application with cell reordering



Test Application: $50(18+1) = 950$ clock cycles

In addition, test power reduction is achieved!

$250(4+1)+4 = 1254$ clock cycles

2204 clock cycles

Improvement
65% !

Scan Testing

42

References

- **"Principles of Testing Electronics Systems,"** S. Mourad and Y. Zorian, *John Wiley & Sons*, 2000.
- **"Essentials of Electronic Testing: for Digital, Memory and Mixed-Signal VLSI Circuits,"** M. Bushnell and V. Agrawal, *Kluwer Academic Publishers*, 2000.
- **"Power-Constrained Testing of VLSI Circuits,"** N. Nicolici and B. Al-Hashimi, *Kluwer Academic Publishers*, 2003.
- **"Digital Systems Testing and Testable Design,"** M. Abramovici, M. Breuer and A. Friedman, *Computer Science Press*, 1990.
- **"System-on-Chip Test Architectures,"** L-T Wang, C. Stroud and N. Touba, *Morgan-Kaufmann*, 2008.
- **"VLSI Test Principles and Architectures,"** L-T Wang, C-W. Wu and X. Wen, *Morgan-Kaufmann*, 2006.

