

Gowin LVDS 7to1 TX RX IP **User Guide**

IPUG771-1.0E, 02/26/2021

Copyright© 2021 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI®, LittleBee®, Arora, and the GOWINSEMI logos are trademarks of GOWINSEMI and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders, as described at www.gowinsemi.com. GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
02/26/2021	1.0E	Initial version published.

Contents

Contents	i
List of Figures	iii
List of Tables	iv
1 About This Guide	1
1.1 Purpose	1
1.2 Related Documents	1
1.3 Terminology and Abbreviations	2
1.4 Support and Feedback	2
2 Overview	3
2.1 Overview	3
2.2 Features	3
2.3 Resource Utilization	3
3 Functional Description	5
3.1 System Block Diagram	5
3.2 Implementation Diagram	5
3.2.1 LVDS 7to1 TX	6
3.2.2 LVDS 7to1 RX	6
3.3 Port List	7
3.3.1 LVDS 7to1 TX Port	7
3.3.2 LVDS 7to1 RX Port	9
3.4 Parameter Configuration	10
3.4.1 LVDS 7to1 TX Parameters	10
3.4.2 LVDS 7to1 RX Parameters	11
3.5 Timing Description	12
4 GUI	14
4.1 LVDS 7to1 TX IP Configuration	
4.2 LVDS 7to1 RX IP Configuration	
5 Reference Design	
5.1 Design Instance 1	
3. i Design instance i	

5.2 Design Instance 2	23
6 File Delivery	24
6.1 Documents	24
6.2 Design Source Code (Encryption)	24
6.3 Reference Design	24

IPUG771-1.0E ii

List of Figures

Figure 3-1 Block Diagram	5
Figure 3-2 Implementation Diagram	5
Figure 3-4 LVDS 7to1 TX IO Diagram	7
Figure 3-5 LVDS 7to1 RX I/O Diagram	9
Figure 3-6 Timing Diagram of Video Interface	12
Figure 3-7 Timing Diagram of One Channel LVDS	12
Figure 3-8 Timing Diagram of Two-channel LVDS	13
Figure 4-1 Open IP Core Generator	14
Figure 4-2 Open LVDS 7to1 TX IP Core	15
Figure 4-3 Port Diagram of LVDS 7to1 TX IP	15
Figure 4-4 Help	16
Figure 4-5 Basic Information Configuration Interface	
Figure 4-6 Options	17
Figure 4-7 Open IP Core Generator	
Figure 4-8 Open LVDS 7to1 RX IP Core	
Figure 4-9 LVDS 7to1 RX IP	19
Figure 4-10 Help	20
Figure 4-11 Basic Information Configuration Interface	20
Figure 4-12 Options	
Figure 5-1 Reference Design Diagram	22
Figure 5-2 Reference Design Diagram	

IPUG771-1.0E iii

List of Tables

Table 1-1 Terminology and Abbreviations	2
Table 2-2 LVDS 7to1 TX Resource Utilization	4
Table 2-3 LVDS 7to1 RX Resource Utilization	4
Table 3-1 I/O List of Gowin LVDS 7to1 TX IP	7
Table 3-2 I/O List of Gowin LVDS 7to1 RX IP	9
Table 3-1 LVDS 7to1 TX Parameters	10
Table 3-4 LVDS 7to1 RX Parameters	11
Table 6-1 Document List	24
Table 6-2 LVDS 7to1 TX Design Source Code List	24
Table 6-3 LVDS 7to1 RX Design Source Code List	24
Table 6-4 Flie List	24
Table 6-5 File List	25

IPUG771-1.0E iv

1 About This Guide 1.1 Purpose

1 About This Guide

1.1 Purpose

The purpose of Gowin LVDS 7to1 TX RX IP is to help you learn the features and usage of Gowin LVDS 7to1 TX RX IP by providing the descriptions of features, functions, ports, timing, GUI and reference design, etc.

1.2 Related Documents

You can find the related documents at www.gowinsemi.com:

- DS100, GW1N series of FPGA Products Data Sheet
- DS117, GW1NR series of FPGA Products Data Sheet
- DS821, GW1NS series of FPGA Products Data Sheet
- DS861, GW1NSR series of FPGA Products Data Sheet
- DS871, GW1NSE series of FPGA Products Data Sheet
- DS881, GW1NSER series of FPGA Products Data Sheet
- DS891, GW1NRF series of FPGA Products Data Sheet
- DS841, GW1NZ series of FPGA Products Data Sheet
- DS102,GW2A series of FPGA Products Data Sheet
- DS226, GW2AR series of FPGA Products Data Sheet
- DS961, GW2ANR series of FPGA Products Data Sheet
- DS976, GW2A-55 Data Sheet
- <u>SUG100</u>, Gowin Software User Guide

IPUG771-1.0E 1(25)

1.3 Terminology and Abbreviations

Table 1-1 shows the abbreviations and terminology used in this manual.

Table 1-1 Terminology and Abbreviations

Terminology and Abbreviations	Meaning
FPGA	Field Programmable Gate Array
LVDS	Low-Voltage Differential Signaling
VESA	Video Electronics Standards Association
JEIDA	Japan Electronic Industry Development Association
VS	Vertical Sync
HS	Horizontal Sync
DE	Data Enable
IP	Intellectual Property

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly by the following ways.

Website: www.gowinsemi.com
E-mail: support@gowinsemi.com

IPUG771-1.0E 2(25)

2 Overview 2.1 Overview

2 Overview

2.1 Overview

LVDS 7:1 video interface is mainly used in LCD panel driver products. The LVDS 7to1 TX IP is used to receive parallel video signals and then convert them to LVDS signals for output. LVDS 7to1 RX IP is used to receive LVDS signals and then convert them into parallel video signals.

Table 2-1 Gowin LVDS 7to1 TX RX IP

Gowin LVDS 7to1 TX RX IP					
Logic Resource	Please refer to Table 2-2 and Table 2-3.				
Delivered Doc.					
Design Files	Verilog (encrypted)				
Reference Design	Verilog				
TestBench	Verilog				
Test and Design Flow					
Synthesis Software	GowinSynthesis				
Application Software	Gowin Software				

2.2 Features

- Supports VESA and JEIDA standards.
- Supports RGB888 and RGB666.
- Supports one channel, two channels and 4 lanes/channels.
- The data rate of single lane supports 80Mb/s~700Mb/s.

2.3 Resource Utilization

Gowin 7to1 DVI 7to1 TX RX can be implemented by Verilog. Its performance and resource utilization may vary when the design is employed in different devices, or at different densities, speeds, or grades. Take GW1N-4 as an instance, and the resource utilization is as shown in Table 2-2 and Table 2-3.

IPUG771-1.0E 3(25)

2 Overview 2.3 Resource Utilization

Table 2-2 LVDS 7to1 TX Resource Utilization

Device Series	Speed Grade	Name	Resource Utilization	Remarks
GW1N-4	-6	-LUT	1	
		REG	0	Configure internal PLL,
		PLL	1	RGB888, and One Channel.
		OVIDEO	5	

Table 2-3 LVDS 7to1 RX Resource Utilization

Device Series	Speed Grade	Name	Resource Utilization	Remarks
GW1N-4	-6	LUT	245	
		REG	130	
		PLL	1	Configure internal DLL Auto
		CLKDI V	1	Configure internal PLL, Auto Phase, RGB888, and One Channel.
		IODEL AY	4	
		IVIDEO	5	


IPUG771-1.0E 4(25)

3 Functional Description

3.1 System Block Diagram


Gowin LVDS 7to1 TX RX IP includes LVDS 7to1 TX IP and LVDS 7to1 RX IP, and its block diagram is as shown in Figure 3-1.

Figure 3-1 Block Diagram



3.2 Implementation Diagram

Figure 3-2 Implementation Diagram



LVDS 7to1 TX IP mainly includes Data Mapping and OVIDEO modules. LVDS 7to1 RX IP mainly includes IVIDEO, Word align and Data Mapping modules.

IPUG771-1.0E 5(25)

3.2.1 LVDS 7to1 TX

The LVDS 7to1 TX completes the mapping and serial-to-parallel conversion of video data and includes Data Mapping and OVIDEO.

Data Mapping Module Maps the video RGB data and HS/VS signals based on VESA or JEIDA standards, and the data mapping standard diagram is shown in Figure

One clock period **Color Mapping VESA Format** TxCLK G0 Pair0 6bit color G1 В1 Pair1 8bit color 10bit color В2 DE DE Pair2 R6 REV REV Pair3 REV REV Pair4 One clock period Color Mapping JEIDA Format TxCLK R4 G4 Pair0 color G5 G5 В5 Pair1 6bit 8bit color 10bit color В6 DE VS В6 DE Pair2 R2 REV REV Pair3 R0 REV REV Pair4

Figure 3-3 Data Mapping Standard Diagram

OVIDEO Module Converts 7-bit parallel data to serial data for output.

3.2.2 LVDS 7to1 RX

The LVDS 7to1 RX completes the deserialization and data mapping of the LVDS signals, and it mainly consists of IVIDEO, Word align and Data Mapping, and finally outputs RGB data and HS/VS signals.

IPUG771-1.0E 6(25) 3 Functional Description 3.3 Port List


- IVIDEO Module Converts LVDS serial data into 7-bit parallel data.
- Word align Module
 Generates slip signal to control the IVIDEO bit shift until 7'b1100011
 appears in the clk_phase[6:0] data.
- Data Mapping Module
 Remaps the 7-bit parallel data of each channel and converts it into
 RGB data and HS/VS signals.

3.3 Port List

3.3.1 LVDS 7to1 TX Port

The I/O ports of the Gowin LVDS 7to1 TX IP are shown in Figure 3-4.

Figure 3-4 LVDS 7to1 TX IO Diagram



Ports vary slightly depending on the parameters.

The details of I/O ports of Gowin LVDS 7to1 TX IP are shown in Table 3-1.

Table 3-1 I/O List of Gowin LVDS 7to1 TX IP

No.	Signal Name	I/O	Description	Remarks
1	I_rst_n	1	Reset signal, active-low	The I/O of all
2	I_serial_clk	I	This signal is valid when using external clock. I_serial_clk = I_pix_clk * 3.5	the signals takes LVDS 7to1 TX IP as reference.
3	I_pix_clk	I	Video input pixel clock	Torononioo.
4	I_vs	1	Video input vs signal	
5	I_hs	1	Video input hs signal	
6	I_de	I	Video input de signal	
One C	hannel			
7	I_data_r	I	Video input R component	

IPUG771-1.0E 7(25)

3 Functional Description 3.3 Port List

No.	Signal Name	I/O	Description	Remarks
8	I_data_g	I	Video input G component	
9	I_data_b	I	Video input B component	
10	O_clkout_p	0	Output clock positive of LVDS differential signal	
11	O_clkout_n	0	Output clock negative of LVDS differential signal	
12	O_dout_p	0	Output data positive of LVDS differential signal	
13	O_dout_n	0	Output data negative of LVDS differential signal	
Two C	hannel			
14	I_data_ro	I	Video input data odd pixel R component	
15	I_data_go	I	Video input data odd pixel G component	
16	I_data_bo	I	Video input data odd pixel B component	
17	I_data_re	I	Video input data even pixel R component	
18	I_data_ge	I	Video input data even pixel G component	
19	I_data_be	I	Video input data even pixel B component	
20	O_clkouto_p	0	Output clock odd channel positive of LVDS differential signal	
21	O_clkouto_n	0	Output clock odd channel negative of LVDS differential signal	
22	O_clkoute_p	0	Output clock even channel positive of LVDS differential signal	
23	O_clkoute_n	0	Output clock even channel negative of LVDS differential signal	
24	O_douto_p	0	Output data odd channel positive of LVDS differential signal	
25	O_douto_n	0	Output data odd channel negative of LVDS differential signal	
26	O_doute_p	0	Output data even channel positive of LVDS differential signal	
27	O_doute_n	0	Output data even channel negative of LVDS differential signal	


IPUG771-1.0E 8(25)

3 Functional Description 3.3 Port List

3.3.2 LVDS 7to1 RX Port

The I/O ports of the Gowin LVDS 7to1 RX are shown in Figure 3-5.

Figure 3-5 LVDS 7to1 RX I/O Diagram



Ports vary slightly depending on the parameters.

The details of I/O ports of Gowin LVDS 7to1 RX IP are shown in Table 3-2.

Table 3-2 I/O List of Gowin LVDS 7to1 RX IP

No.	Signal Name	I/O	Description	Remarks
1	I_rst_n	1	Reset signal, active-low.	The I/O of all
2	O_pix_clk	0	Output pixel clock	the signals takes LVDS
3	O_vs	0	Video output vs signal	7to1 RX IP as
4	O_hs	0	Video output hs signal	reference.
5	O_de	0	Video output de signal	
6	I_clkin_p		Input clock positive of LVDS differential signal	
7	I_clkin_n		Input clock negative of LVDS differential signal	
One C	Channel			
8	I_din_p		Input data positive of LVDS differential signal	
9	I_din_n		Input data negative of LVDS differential signal	
10	O_data_r		Video output data R component	
11	O_data_g		Video output data G component	
12	O_data_b		Video output data B component	
Two C	Channel			
13	I_dino_p		Input data odd channel positive	

IPUG771-1.0E 9(25)

No.	Signal Name	I/O	Description	Remarks
			of LVDS differential signal	
14	l_dino_n		Input data odd channel negative of LVDS differential signal	
15	I_dine_p		Input data even channel positive of LVDS differential signal	
16	I_dine_n		Input data even channel negative of LVDS differential signal	
17	O_data_ro		Video output data odd pixel R component	
18	O_data_go		Video output data odd pixel G component	
19	O_data_bo		Video output data odd pixel B component	
20	O_data_re		Video output data even pixel R component	
21	O_data_ge		Video output data odd pixel G component	
22	O_data_be		Video output data odd pixel B component	

3.4 Parameter Configuration

3.4.1 LVDS 7to1 TX Parameters

Table 3-1 LVDS 7to1 TX Parameters

No.	Name	Range	Default	Description
1	Using External Clock	Yes/No	No	If this parameter is configured, the external serial clock I_serial_clk is used; Or it will be generated by PLL.
2	TX Clock In Frequency	10.0~110.0	74.250MHz	Input clock frequency value
3	Data Channels	One/Two	One	Number of LVDS channels
4	Clock Numbers	One/Two	One	Number of LVDS clock
5	Data Mapping Standard	VESA/JEI DA	VESA	Data Mapping Standard
6	Video Data Format	RGB888/R GB666	RGB888	RGB Data Format
7	OBUF Type	TLVDS/EL VDS	TLVDS	I/O Buffer Type

IPUG771-1.0E 10(25)

3.4.2 LVDS 7to1 RX Parameters

Table 3-4 LVDS 7to1 RX Parameters

No.	Name	Range	Default	Description
1	RX Clock In Frequency	10.0~110.0	74.250MHz	Input clock frequency value
2	Phase Search Mode	Auto/Manu al	Auto	Phase Search Mode
3	Initial Phase	0.0/180	0.0	Initial phase value
4	RX Clock Out Phase	0.0/22.5/45 /67.5/90/11 2.5/135/15 7.5/180/20 2.5/225/24 7.5/270/29 2.5/315/33 7.5	0.0	Output phase value of serial clock
5	Data Channels	One/Two	One	Number of LVDS channels
6	Data Mapping Standard	VESA/JEI DA	VESA	Data Mapping Standard
7	Video Data Format	RGB888/R GB666	RGB888	RGB data format
8	Data0 IO Delay Value	0~127	0ps	Data0 IO Delay Control
9	Data1 IO Delay Value	0~127	0ps	Data1 IO Delay Control
10	Data2 IO Delay Value	0~127	0ps	Data2 IO Delay Control
11	Data3 IO Delay Value	0~127	0ps	Data3 IO Delay Control
12	Odd Data0 IO Delay Value	0~127	0ps	Odd Data0 IO Delay Control
13	Odd Data1 IO Delay Value	0~127	0ps	Odd Data1 IO Delay Control
14	Odd Data2 IO Delay Value	0~127	0ps	Odd Data2 IO Delay Control
15	Odd Data3 IO Delay Value	0~127	0ps	Odd Data3 IO Delay Control
16	Even Data0 IO Delay Value	0~127	0ps	Even Data0 IO Delay Control
17	Even Data1 IO Delay Value	0~127	0ps	Even Data1 IO Delay Control
18	Even Data2 IO Delay Value	0~127	0ps	Even Data2 IO Delay Control
19	Even dd Data3 IO Delay Value	0~127	0ps	Even Data3 IO Delay Control


IPUG771-1.0E 11(25)

3 Functional Description 3.5 Timing Description

3.5 Timing Description


This section describes the timing of Gowin LVDS 7to1 TX RX IP. The timing diagram of is as shown in Figure 3-6.

Figure 3-6 Timing Diagram of Video Interface



The timing diagram of one channel LVDS is as shown in Figure 3-7.


Figure 3-7 Timing Diagram of One Channel LVDS



IPUG771-1.0E 12(25)

3 Functional Description

The timing diagram of two-channel LVDS is as shown in Figure 3-8. Figure 3-8 Timing Diagram of Two-channel LVDS



IPUG771-1.0E 13(25)

 $oldsymbol{4}_{ ext{GUI}}$


You can use IP core generator in the IDE to call and configure Gowin LVDS 7to1 TX RX IP.

4.1 LVDS 7to1 TX IP Configuration

1. Open IP Core Generator

After creating the project, click the "Tools" tab in the upper left, select and open the IP Core Generater from the drop-down list, as shown in Figure 4-1.

Figure 4-1 Open IP Core Generator



2. Open LVDS 7to1 TX IP core

Click "Multimedia" and double click "LVDS 7to1 TX" to open the configuration interface, as shown in Figure 4-2.

IPUG771-1.0E 14(25)





Figure 4-2 Open LVDS 7to1 TX IP Core

3. LVDS 7to1 TX IP Core Port Diagram

On the left of the configuration interface is the port diagram of LVDS 7to1 TX IP, as shown in Figure 4-3.

Figure 4-3 Port Diagram of LVDS 7to1 TX IP



IPUG771-1.0E 15(25)

4. Open the Help file

Click "Help" button in the right lower corner of Figure 4-3 to learn the simple English introduction to options in the configuration interface, so as to help you quickly complete the configuration of IP core. The order of options in Help is the same as the one in the interface, as shown in Figure 4-4.

Figure 4-4 Help

LVDS 7to1 TX

Information

Type: LVDS 7to1 TX

Vendor: GOWIN Semiconductor

Summary: The LVDS 7to1 TX IP is used to transmit the video timing signals and data into LVDS signals.

Options & Description

Clock Setting

Using External Clock:

· The choice of whether using external clock.

TX Clock In Frequency:

• The pixel clock frequency of LVDS 7to1 TX.

Data Setting

Data Channels :

• The number of LVDS Channels.

Clock Numbers:

• The number of clock port, when data dhannels are two.

Data Mapping Standard:

• The LVDS data mapping standard, VESA or JEIDA.

Video Data Format:

• The video data format, RGB888 or RGB666.

IO Setting

OBUF Type:

• The choice of OBUF Type, TLVDS_OBUF or ELVDS_OBUF.

Configure Basic Information

See the project basic information in the configuration interface. Take GW2A-18 and PBGA484 package as an example. The Module Name option displays the top-level file name of the generated project, and the default is "LVDS_7to1_TX_Top". You can modify the name. The File Name option displays the folder generated by the IP core, which contains the files required by LVDS 7to1 TX IP core, and the default is "lvds_7to1_tx". You

IPUG771-1.0E 16(25)

can modify the path. "Creat In" displays the path of IP core folder. The default is "\project path\src\lvds_7to1_tx" . You can modify the path.

Figure 4-5 Basic Information Configuration Interface

General			
Device:	GW2A-18	Part Number:	GW2A-LV18PG256C8/I7
Create In:	\proj\Gowin_LVDS_7to1_RX	TX_RefDesign\pr	oject\src\lvds_7to1_tx
File Name:	lvds_7to1_tx	Module Name:	LVDS_7to1_TX_Top
Language:	Verilog ▼	Synthesis Tool:	GowinSynthesis ▼

6. Options

You can configure clock and data format in the Options.

Figure 4-6 Options

Options
Clock Setting
■ Using External Clock TX Clock In Frequency: 74.250
Data Setting
Data Channels:
Data Mapping Standard: VESA ▼ Video Data Format: RGB888 ▼
IO Setting
OBUF Type: TLVDS ▼
Generation Config
☑ Disable I/O Insertion

4.2 LVDS 7to1 RX IP Configuration

1. Open IP Core Generator

After creating the project, click the "Tools" tab in the upper left, select and open the IP Core Generater from the drop-down list, as shown in Figure 4-7.

IPUG771-1.0E 17(25)





Figure 4-7 Open IP Core Generator

2. Open LVDS 7to1 RX IP core

Click "Multimedia" and double click "LVDS 7to1 RX" to open the configuration interface, as shown in Figure 4-8.

Figure 4-8 Open LVDS 7to1 RX IP Core




3. LVDS 7to1 RX IP Core Port Diagram

On the left of the configuration interface is the port diagram of LVDS

IPUG771-1.0E 18(25)

7to1 RX IP, as shown in Figure 4-9.

Figure 4-9 LVDS 7to1 RX IP



4. Open the Help file

Click "Help" button in the right lower corner of Figure 4-9 to learn the simple English introduction to options in the configuration interface, so as to help you quickly complete the configuration of IP core. The order of options in Help is the same as the one in the interface, as shown in Figure 4-10.

IPUG771-1.0E 19(25)

Figure 4-10 Help

LVDS 7to1 RX

Information

Type: LVDS 7to1 RX

Vendor: GOWIN Semiconductor

Summary: The LVDS 7to1 RX IP is used to receive LVDS signals and transmit it into the video timing signals and data.

Options & Description

Clock Setting

RX Clock In Frequency:

• The pixel clock frequency of LVDS 7to1 RX.

Phase Search Mode:

• The RX clock out phase search mode, Auto or Manual.

Initial Phase:

• The initial phase of output serial clock in Auto mode.

RX Clock Out Phase:

• The phase of output serial clock in Manual mode.

Data Setting

Data Channels:

. The number of LVDS Channels.

Data Mapping Standard :

• The LVDS data mapping standard, VESA or JEIDA.

Video Data Format :

• The video data format, RGB888 or RGB666.

IO Setting

Data0 IO Delay Value :

5. Configure Basic Information

See the project basic information in the configuration interface. Take GW2A-18 and PBGA484 package as an example. The Module Name option displays the top-level file name of the generated project, and the default is "LVDS_7to1_RX_Top". You can modify the name. The File Name option displays the folder generated by the IP core, which contains the files required by LVDS 7to1 RX IP core, and the default is "lvds_7to1_rx". You can modify the path. Creat In" displays the path of IP core folder. The default is "\project path\src\lvds_7to1_rx" . You can modify the path.

Figure 4-11 Basic Information Configuration Interface


General			
Device:	GW2A-18	Part Number:	GW2A-LV18PG256C8/I7
Create In:	D:\proj\Gowin_LVDS_7to1_RXTX_RefDesign\proj	ect\src\lvds_7to1	_rx
File Name:	lvds_7to1_r×	Module Name:	LVDS_7to1_RX_Top
Language:	Verilog ▼	Synthesis Tool:	GowinSynthesis ▼

IPUG771-1.0E 20(25)

6. Options

You can configure clock, data format in the Options.

Figure 4-12 Options



IPUG771-1.0E 21(25)

5 Reference Design 5.1 Design Instance 1


5 Reference Design

This chapter introduces the usage and structure of the reference design instance of Gowin LVDS 7to1 TX RX IP. Please see LVDS 7to1 Reference Design for details at Gowinsemi website.

5.1 Design Instance 1

Take DK_START_GW2A-LV18PG256C8I7_V2.0 as an example, and the diagram is as shown in Figure 5-1. For the details of DK_START_GW2A-LV18PG256C8I7_V2.0, you can click here.

Figure 5-1 Reference Design Diagram



In this instance, there are LVDS 7to1RX IP and LVDS 7to1 TX IP, and the steps are as follows:

- Receive LVDS 7:1 format video data with 1280x800 resolution via LVDS RX interface.
- 2. The LVDS 7to1 RX IP module is used to deserialize the LVDS signal and to map the data.
- 3. The LVDS 7to1 TX IP module is then used to map the parallel video data, serialize it, and then convert it to LVDS signals.
- 4. It is then output through the LVDS TX interface and connected to the display, where the input LVDS signal can be displayed.

When the reference design is applied to board-level test, you can output signal to the display and also can analyze with the on-line logic analyzer or oscilloscope.

In the simulation project provided by the reference design, bmp bitmap

IPUG771-1.0E 22(25)


5 Reference Design 5.2 Design Instance 2

is used as the test excitation source, and tb_top is the top-level module of the simulation project. The simulation results can be compared with the output figures.

5.2 Design Instance 2

Take DK_START_GW2A-LV18PG256C8I7_V2.0 as an example, and the diagram is as shown in Figure 5-2.

Figure 5-2 Reference Design Diagram



In this reference design, there is only LVDS 7to1 TX IP, and its steps are as follows:

- 1. The pixel clock and serial clock required by LVDS 7to1 TX IP is generated from 50MHz reference clock.
- 2. Test data with 1280x800 resolution video format is output by the Testpattern module.
- 3. The LVDS 7to1 TX IP is used to map the parallel video data, serialize and convert to LVDS signals.
- 4. It is then output through the LVDS TX interface and connected to the display, where the test pattern can be displayed. Test pattern includes color pattern, grid pattern, grayscale pattern and pure color pattern.

In the simulation project provided by the reference design, bmp bitmap is used as the test excitation source, and tb_top is the top-level module of the simulation project. The simulation results can be compared with the output figures.

IPUG771-1.0E 23(25)

6 File Delivery 6.1 Documents

6 File Delivery

The delivery file of Gowin LVDS 7to1 TX RX IP includes file, source code and reference design.

6.1 Documents

The document mainly contains the user guide in PDF.

Table 6-1 Document List

Name	Description
IPUG771, Gowin LVDS 7to1 TX RX IP User Guide	Gowin LVDS 7to1 TX RX IP, namely this one.

6.2 Design Source Code (Encryption)

The encrypted code file contains RTL encrypted code, which is used for GUI in order to generate IP core required by users.

Table 6-2 LVDS 7to1 TX Design Source Code List

Name	Description
lvds_7to1_tx.v	The top-level file of the IP core, which provides you with interface information, encrypted.

Table 6-3 LVDS 7to1 RX Design Source Code List

Name	Description
lvds_7to1_rx.v	The top-level file of the IP core, which provides you with interface information, encrypted.

6.3 Reference Design

The Ref. Design folder contains the netlist file, user reference design, constraints file, top-level file and the project file, etc.

Table 6-4 Flie List

Name	Description
lvds_video_top.v	The top module of reference design
lvds_video.cst	Project physical constraints file
lvds_video.sdc	Project timing constraints file
lvds_7to1_tx	LVDS 7to1 TX IP project folder

IPUG771-1.0E 24(25)

6 File Delivery 6.3 Reference Design

Name	Description
lvds_7to1_rx	LVDS 7to1 RX IP project file

The Ref. Design folder contains the netlist file, user reference design, constraints file, top-level file and the project file, etc.

Table 6-5 File List

Name	Description
lvds_video_top.v	The top module of reference design
lvds_video.cst	Project physical constraints file
lvds_video.sdc	Project timing constraints file
testpattern.v	Reference Design file
lvds_7to1_tx	LVDS 7to1 TX IP project folder
gowin_rpll	PLL project file

IPUG771-1.0E 25(25)

