

## Gowin\_EMPU\_M3 Hardware Design **Reference Manual**

IPUG923-1.2E, 11/14/2022

Copyright © 2022 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

GOWIN is a trademark of Guangdong Gowin Semiconductor Corporation and is registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

#### Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

## **Revision History**

Date	Version	Description	
04/03/2020	1.0E	Initial version published.	
07/16/2021	1.1E	<ul> <li>Known issues of read and write for SPI full-duplex fixed.</li> <li>The version of FPGA software updated.</li> </ul>	
11/14/2022	1.2E	SD-Card removed.	

i

## **Contents**

List of Figures	
_	ii
	i
1 Hardware Architecture	
1.1 System Architecture	
1.2 System Feature	
1.2.1 Sub-system of MCU Core Syste	m
1.2.2 Sub-system of AHB Bus System	
1.2.3 Sub-system of APB Bus System	
1.3 System Ports	
1.4 System Resource Statistics	
2 Hardware Design Flow	
2.1 Hardware Environment	
2.2 Software Environment	
2.3 IP Core Generator	
2.4 Programmer	
2.5 Design Flow	
3 Project Template	
3.1 Create a New Project	
3.1.1 Create a New Project	9
3.1.2 Set Project Name and Path	9
3.1.3 Select Device	10
3.1.4 Project Creation Completed	1
3.2 Hardware Design	1
3.2.1 MCU Core System Configuration	າ 12
3.2.2 AHB Bus System Configuration.	17
3.2.3 APB Bus System Configuration.	2 <sup>,</sup>
3.3 User Design	2!
3.4 Constraint	2
3.5 Configuration	2
3.5.1 Synthesis Configuration	25

4	Reference Design	29
	3.8 Download	27
	3.7 Place & Route	27
	3.6 Synthesize	26
	3.5.2 Dual-Purpose Pin Configuration	26

IPUG923-1.2E ii

## **List of Figures**

Figure 1-1 System Architecture	1
Figure 3-1 Create a FPGA Design Project	9
Figure 3-2 Set Project Name and Path	10
Figure 3-3 Select Device	10
Figure 3-4 Complete Project Creating	11
Figure 3-5 Select Gowin_EMPU_M3	11
Figure 3-6 System Architecture	12
Figure 3-7 Configuration	14
Figure 3-8 Debug	15
Figure 3-9 Instruction Memory	16
Figure 3-10 Data Memory	17
Figure 3-11 GPIO Configuration	18
Figure 3-12 Ethernet Configuration	19
Figure 3-13 DDR3 Configuration	19
Figure 3-14 SPI-Flash Configuration	20
Figure 3-15 AHB2 Extension Configuration	20
Figure 3-16 UART Configuration	22
Figure 3-17 Timer Configuration	22
Figure 3-18 WatchDog Configuration	23
Figure 3-19 RTC Configuration	23
Figure 3-20 I2C Master Configuration	24
Figure 3-21 SPI Master Configuration	24
Figure 3-22 APB2 Extension Configuration	25
Figure 3-23 Top Module Configuration	26
Figure 3-24 Dual-Purpose Pin Configuration	26
Figure 3-25 Synthesize	27
Figure 3-26 Place & Route	27
Figure 3-27 Download	28

## **List of Tables**

Table 1-1 Definition of System Ports	. 3
Table 1-2 System Resource Statistics	. 7
Table 3-1 MCU Core System Configuration Options	. 12
Table 3-2 AHB Bus System Configuration Options	. 17
Table 3-3 AHB Bus System Configuration Options	. 21

IPUG923-1.2E iv

1 Hardware Architecture 1.1 System Architecture

# 1 Hardware Architecture

## 1.1 System Architecture

Gowin\_EMPU\_M3 architecture consists of three levels, as shown in Figure 1-1.

MCU Core System AHB Bus System APB Bus System IRQ[15:0] Embedded UART0 GPIO Trace UART1 Ethernet Serial Timer0 Wire Access DDR3 Timer1 AHB WatchDog Bridge AHB 2APB AHB2 Bridge RTC Extension Bus Martix I2C Master SRAM and Peripheral Code Interface Master APB2 Extension Instruction Data

Figure 1-1 System Architecture

The first level is MCU Core System, including ARM Cortex-M3 Processor Core, Instruction Memory, Data Memory and Peripheral Interface.

The second level is AHB Bus System, including GPIO, Ethernet, DDR3 Memory, SPI-Flash and AHB2 Extension.

The third level is APB Bus System, including UART0, UART1, Timer0, Timer1, WatchDog, RTC, I2C Master, SPI Master, and APB2 Extension.

IPUG923-1.2E 1(29)

1 Hardware Architecture 1.2 System Feature

## 1.2 System Feature

Gowin EMPU M3 consists of three sub-systems:

- Sub-system of MCU Core System
- Sub-system of AHB Bus System
- Sub-system of APB Bus System

#### 1.2.1 Sub-system of MCU Core System

#### **Processor Core**

- ARM architecture v7-M Thumb2 supporting 16-bit and 32-bit instruction set
- Supports MPU (Memory Protection Unit)
- Supports WIC (Wakeup interrupt Controller)
- Supports Bit-banding
- Supports sleep mode to reduce system power consumption.
- Interrupt exception handling and normal thread model
- Support data and instruction Big/Little-endian format
- The system clock frequency is recommended below 40MHz.

#### **NVIC (Nested Vector Interrupt Controller)**

- Provides 16 user interrupt handling signals for users to extend interrupt handling function;
- Supports 256 interrupt priority levels;
- Saves processor status automatically during interrupts handling and recovers automatically at the end of interrupt handling.

#### **Debugging System**

Supports configurable debug levels:

- No debug
- Minimum debug
- Full debug minus DWT (Data Watchpoint and Trace)
- Full debug plus DWT

Supports configurable debug interface:

- Serial Wire
- JTAG and Serial Wire

Supports configurable Trace levels:

- No trace
- Standard trace. ITM (Instrumentation Trace Macrocell) and DWT (Data Watchpoint Trace), No ETM (Embedded Trace Macrocell)

IPUG923-1.2E 2(29)

- Full trace. ITM, DWT and ETM
- High trace. ITM, DWT, ETM and HTM (AHB Trace Macrocell)

#### Memory

- The Instruction Memory Size can be configured to 16KB, 32KB, 64KB or 128KB and bootload initial value file load is supportted;
- The Data Memory size can be configured to 16KB, 32KB, 64KB, or 128KB.

### 1.2.2 Sub-system of AHB Bus System

Peripherals of AHB bus interface:

- GPIO
- Ethernet
- DDR3 Memory
- SPI-Flash
- AHB2 Extension

#### 1.2.3 Sub-system of APB Bus System

Peripherals of APB bus interface:

- UART0/1
- Timer0/1
- WatchDog
- RTC
- I2C Master
- SPI Master
- APB2 Extension

## 1.3 System Ports

The definition of Gowin\_EMPU\_M3 Ports is as shown in Table 1-1.

**Table 1-1 Definition of System Ports** 

Name	I/O	Data Width	Description	Module
HCLK	in	1	System Clock	_
hwRstn	in	1	System Reset	_
LOCKUP	out	1	Core lockup state	_
HALTED	out	1	Core halt debug state	_
JTAG_3	inout	1	Debug Interface TRSTN	
JTAG_4	inout	1	Debug Interface NC	
JTAG_5	inout	1	Debug Interface TDI	DAP
JTAG_6	inout	1	Debug Interface NC	
JTAG_7	inout	1	Debug Interface TMS/SWDIO	

IPUG923-1.2E 3(29)

Name	I/O	Data Width	Description	Module
JTAG_8	inout	1	Debug Interface HOLDN	
JTAG_9	inout	1	Debug Interface TCK/SWCLK	=
JTAG_10	inout	1	Debug Interface SIO1	=
JTAG_11	inout	1	Debug Interface NC	=
JTAG_12	inout	1	Debug Interface SCLK	=
JTAG_13	inout	1	Debug Interface TDO/SWO	=
JTAG_14	inout	1	Debug Interface SIO0	=
JTAG_15	inout	1	Debug Interface SRSTN	
JTAG_16	inout	1	Debug Interface CS	=
JTAG_17	inout	1	Debug Interface NC	=
JTAG_18	inout	1	Debug Interface WPN	
IRQ	in	[15:0]	User Interrupt handling signal	NVIC
GPIO	inout	[15:0]	GPIO port	GPIO
UART0RXD	in	1	UART0 receive port	LIADTO
UART0TXD	out	1	UART0 transmit port	UART0
UART1RXD	int	1	UART1 receive port	UART1
UART1TXD	out	1	UART1 transmit port	UARTI
TIMER0EXTIN	in	1	Timer0 external interrupt	Timer0
TIMER1EXTIN	in	1	Timer1 external interrupt	Timer1
RTCSRCCLK	in	1	RTC clock source: 32.768KHz	RTC
SCL	inout	1	Serial Clock	I2C
SDA	inout	1	Serial data	Master
MOSI	out	1	Master output/Slave input	
MISO	in	1	Master input/Slave output	SPI
SCLK	out	1	Clock signal	Master
NSS	out	1	Slave select signal	=
RGMII_TXC	out	1	RGMII transmitting clock	
RGMII_TX_CT L	out	1	RGMII transmitting control	
RGMII_TXD	out	[3:0]	RGMII transmitting data	Ethernet
RGMII_TXD	in	1	RGMII receiving clock	RGMII
RGMII_RX_CT L	in	10	RGMII receiving control	Interface
RGMII_RXD	in	[3:0]	RGMII/MII receiving data	=
GTX_CLK	in	1	RGMII 125MHz clock input	
GMII_RX_CLK	in	1	GMII receiving clock	
GMII_RX_DV	in	1	GMII receiving enable	Ethernet GMII
GMII_RXD	in	[7:0]	GMII receiving data	Interface
GMII_RX_ER	in	1	GMII receiving error	

IPUG923-1.2E 4(29)

Name	I/O	Data Width	Description	Module
GTX_CLK	in	1	GMII 125MHz clock input	
GMII_GTX_CL K	out	1	GMII receiving clock	
GMII_TXD	out	[7:0]	GMII transmitting data	
GMII_TX_EN	out	1	GMII transmitting enable	
GMII_TX_ER	out	1	GMII transmitting error	
MII_RX_CLK	in	1	MII receiving clock	
MII_RXD	in	[3:0]	MII receiving data	
MII_RX_DV	in	1	MII receiving enable	
MII_RX_ER	in	1	MII receiving error	
MII_TX_CLK	in	1	MII transmitting clock	Ethernet MII
MII_TXD	out	[3:0]	MII transmitting data	Interface
MII_TX_EN	out	1	MII transmitting enable	
MII_TX_ER	out	1	MII transmitting error	
MII_COL	in	1	MII conflicting signal	
MII_CRS	in	1	MII carrier signal	
MDC	out	1	Manage channel clock	Cth are at
MDIO	inout	1	Manage channel data	Ethernet
DDR_CLK_I	in	1	50MHz clock input	
DDR_INIT_CO MPLETE_O	out	1	Initialization completed signal	
DDR_ADDR_O	out	[15:0]	Row address, Column address	
DDR_BA_O	out	[2:0]	Bank address	
DDR_CS_N_O	out	1	Chip select signal	
DDR_RAS_N_ O	out	1	Row address strobe signal	
DDR_CAS_N_ O	out	1	Column address strobe signal	
DDR_WE_N_O	out	1	Row write enable	
DDR_CLK_O	out	1	A clock signal provided to DDR3 SDRAM	DDR3
DDR_CLK_N_ O	out	1	Compose a differential signal with DDR_CLK_O	
DDR_CKE_O	out	1	DDR3 SDRAM clock enable signal	
DDR_ODT_O	out	1	Terminating resistor control of memory signal	
DDR_RESET_ N_O	out	1	DDR3 SDRAM reset signal	
DDR_DQM_O	out	[1:0]	DDR3 SDRAM data masking signal	
DDR_DQ_IO	inout	[15:0]	DDR3 SDRAM data	

IPUG923-1.2E 5(29)

DDR_DQS_IO         inout         [1:0]         DDR3 SDRAM data strobe signal with DDR_DQS_IO	Name	I/O	Data Width	Description	Module
CO         Inout         [I:U]         with DDR_DQS_IO           FLASH_SPI_H old DOLDN         inout         1         NC           FLASH_SPI_M old DOLDN         inout         1         Slave select signal           FLASH_SPI_M old DOLDN         inout         1         Master input/Slave output           FLASH_SPI_M old DOLDN         inout         1         Master output/Slave input           FLASH_SPI_W old DOLDN         1         NC           FLASH_SPI_C old DOLDN         inout         1         NC           FLASH_SPI_C old DOLDN         1         NC         NC           FLASH_SPI_C old DOLDN         1         NC         NC           FLASH_SPI_W old DOLDN         1         NC         NC           FLASH_SPI_W old DOLDN         1         NC         NC           FLASH_SPI_W old DOLDN         1         APB2 PSTRB         APB2 PSTRB           APB2PSTRB         Out         1         APB2 PSEL         APB2 PSEL           APB2PSEL         Out         1         APB2 PSEL         APB2 PSEL           APB2PSEL         Out         1         APB2 PWDATA         APB2 PSEL           APB2PWDATA         Out         1         APB2 PREADY         APB2 PSEL	DDR_DQS_IO	inout	[1:0]		
OLDN         Inout         1         NC           FLASH_SPI_CSIN         inout         1         Slave select signal           FLASH_SPI_MISO         inout         1         Master input/Slave output           FLASH_SPI_MISO         inout         1         Master output/Slave input           FLASH_SPI_WISO         inout         1         NC           FLASH_SPI_C LK         inout         1         Clock signal           APB2PSTRB         out         [3:0]         APB2 PSTRB           APB2PSTRB         out         [2:0]         APB2 PPROT           APB2PPROT         out         1         APB2 PPROT           APB2PSEL         out         1         APB2 PENABLE           BAPB2PENABL E         out         1         APB2 PENABLE           APB2PENABL E         out         1         APB2 PENABLE           APB2PWNITE         out         1         APB2 PWDATA           APB2PWDATA         out         [31:0]         APB2 PWDATA           APB2PRADY         in         1         APB2 PREADY           APB2PREADY         in         1         APB2 PCLK           APB2PRESET         out         1         APB2 PCLK		inout	[1:0]		
SN         Inout         1         Slave select signal           FLASH_SPI_MI SO         inout         1         Master input/Slave output           FLASH_SPI_M OSI         inout         1         Master output/Slave input           FLASH_SPI_W PN         inout         1         NC           FLASH_SPI_C LK         inout         1         Clock signal           APB2PSTRB         out         [3:0]         APB2 PSTRB           APB2PPROT         out         [2:0]         APB2 PPROT           APB2PSEL         out         1         APB2 PSEL           APB2PSEL         out         1         APB2 PENABLE           APB2PPNABL E         out         1         APB2 PENABLE           APB2PPNABL E         out         1         APB2 PENABLE           APB2PPNABL E         out         1         APB2 PWDATA           APB2PWDATA         out         [31:0]         APB2 PWDATA           APB2PRDATA         in         [31:0]         APB2 PREADY           APB2PREADY         in         1         APB2 PSLVERR           APB2PSLVER         in         1         APB2 PSLVERR           APB2PRESET         out         1         APB2 PSLVERR <tr< td=""><td></td><td>inout</td><td>1</td><td>NC</td><td></td></tr<>		inout	1	NC	
SO         Inflott         1         Master imput/slave output         SPI-Flash           FLASH_SPI_M OSI         inout         1         Master output/Slave input         SPI-Flash           FLASH_SPI_W PN         inout         1         NC         NC           FLASH_SPI_C LK         inout         1         Clock signal         APB2PSTRB         APB2PSTRB         APB2 PSTRB         APB2PSTRB         APB2PSTRB         APB2PSTRB         APB2PSTRB         APB2PPROT         APB2PPROT         APB2PPROT         APB2PSTRB         APB2PPROT         APB2PPROT         APB2PSEL         APB2PSEL <td< td=""><td></td><td>inout</td><td>1</td><td>Slave select signal</td><td></td></td<>		inout	1	Slave select signal	
FLASH_SPI_M OSI         inout         1         Master output/Slave input           FLASH_SPI_W PN         inout         1         NC           FLASH_SPI_C LK         inout         1         Clock signal           APB2PSTRB         out         [3:0]         APB2 PSTRB           APB2PPROT         out         [2:0]         APB2 PPROT           APB2PSEL         out         1         APB2 PSEL           APB2PENABL E         out         1         APB2 PENABLE           APB2PENABL E         out         [31:0]         APB2 PENABLE           APB2PADDR         out         [31:0]         APB2 PWDATA           APB2PWAITE         out         1         APB2 PWDATA           APB2PWDATA         out         [31:0]         APB2 PRADTA           APB2PRADY         in         1         APB2 PREADY           APB2PREADY         in         1         APB2 PREADY           APB2PSLVER R         in         1         APB2 PSLVERR           APB2PCLK         out         1         APB2 PSLVERR           APB2HSESE Out         1         AHB2 HSEL           AHB2HADDR         out         [31:0]         AHB2 HWITE           AHB2HWRITE         <		inout	1	Master input/Slave output	SDI Flach
PN         Inout         1         NC           FLASH_SPI_C LK         inout         1         Clock signal           APB2PSTRB         out         [3:0]         APB2 PSTRB           APB2PPROT         out         [2:0]         APB2 PPROT           APB2PSEL         out         1         APB2 PSEL           APB2PENABL E         out         1         APB2 PENABLE           APB2PADDR         out         [31:0]         APB2 PADDR           APB2PWITE         out         1         APB2 PWRITE           APB2PWDATA         out         [31:0]         APB2 PWDATA           APB2PRADATA         in         [31:0]         APB2 PREADY           APB2PREADY         in         1         APB2 PSLVERR           APB2PSLVER         in         1         APB2 PSLVERR           APB2PRESET         out         1         APB2 RESET           AHB2HSEL         out         1         AHB2 HSEL           AHB2HADDR         out         [31:0]         AHB2 HTRANS           AHB2HWRITE         out         [2:0]         AHB2 HWRITE           AHB2HWRITE         out         [2:0]         AHB2 HSIZE           AHB2HBURST         out		inout	1	Master output/Slave input	3F1-1 Ia311
LK         Inout         1         Clock signal           APB2PSTRB         out         [3:0]         APB2 PSTRB           APB2PPROT         out         [2:0]         APB2 PPROT           APB2PSEL         out         1         APB2 PSEL           APB2PENABL         out         1         APB2 PENABLE           APB2PENABL         out         [31:0]         APB2 PENABLE           APB2PADDR         out         1         APB2 PENABLE           APB2PADDR         out         1         APB2 PWRITE           APB2PWRITE         out         1         APB2 PWDATA           APB2PWDATA         in         [31:0]         APB2 PRDATA           APB2PRDATA         in         1         APB2 PREADY           APB2PREADY         in         1         APB2 PREADY           APB2PREADY         in         1         APB2 PSLVERR           APB2PRESET         out         1         APB2 PCLK           APB2PRESET         out         1         APB2 PCLK           APB2PRESET         out         1         APB2 HSLERA           AHB2HADDR         out         [31:0]         AHB2 HSLE           AHB2HRANS         out         [2		inout	1	NC	
APB2PPROT         out         [2:0]         APB2 PPROT           APB2PSEL         out         1         APB2 PSEL           APB2PENABL E         out         1         APB2 PENABLE           APB2PADDR         out         [31:0]         APB2 PADDR           APB2PWRITE         out         1         APB2 PWRITE           APB2PWDATA         out         [31:0]         APB2 PWDATA           APB2PRDATA         in         [31:0]         APB2 PREADY           APB2PREADY         in         1         APB2 PSLVERR           APB2PSLVER R         in         1         APB2 PSLVERR           APB2PRESET out         1         APB2 RESET           AHB2HSEL out         1         AHB2 HSEL           AHB2HADDR out         [31:0]         AHB2 HADDR           AHB2HWRITE out         1         AHB2 HWRITE           AHB2HWRITE out         1         AHB2 HSIZE           AHB2HBURST out         [2:0]         AHB2 HBURST           AHB2HWDATA out         [3:0]         AHB2 HWDATA           AHB2HWDATA out         [3:0]         AHB2 HWDATA           AHB2HMASTL OUT         1         AHB2 HMASTLOCK           AHB2HREADY         Out         1		inout	1	Clock signal	
APB2PSEL         out         1         APB2 PSEL           APB2PENABL E         out         1         APB2 PENABLE           APB2PADDR         out         [31:0]         APB2 PADDR           APB2PWRITE         out         1         APB2 PWRITE           APB2PWDATA         out         [31:0]         APB2 PWDATA           APB2PRDATA         in         [31:0]         APB2 PRDATA           APB2PREADY         in         1         APB2 PREADY           APB2PSLVER R         in         1         APB2 PSLVERR           APB2PRESET out         1         APB2 PCLK           AHB2HSEL out         1         APB2 RESET           AHB2HSEL out         1         AHB2 HSEL           AHB2HRANS out         [1:0]         AHB2 HTRANS           AHB2HWRITE out         1         AHB2 HWRITE           AHB2HWRITE out         1         AHB2 HBURST           AHB2HPROT out         [3:0]         AHB2 HBURST           AHB2HWDATA out         [3:0]         AHB2 HWDATA           AHB2HMASTL Out         1         AHB2 HMASTLOCK           AHB2HREADY Out         1         AHB2 HREADYMUX	APB2PSTRB	out	[3:0]	APB2 PSTRB	
APB2PENABL E E         out         1         APB2 PENABLE         APB2 PADDR         APB2 PADDR         APB2 PADDR         APB2 PADDR         APB2 PWRITE         APB2 PWRITE         APB2 PWRITE         APB2 PWRITE         APB2 PWDATA         APB2 PWDATA         APB2 PWDATA         APB2 PWDATA         APB2 PRDATA         APB2 PRDATA         APB2 PRDATA         APB2 PREADY         APB2 PREADY         APB2 PREADY         APB2 PREADY         APB2 PSLVERR         APB2 PSLVERR	APB2PPROT	out	[2:0]	APB2 PPROT	
E         OUT         1         APB2 PENABLE           APB2PADDR         out         [31:0]         APB2 PADDR           APB2PWRITE         out         1         APB2 PWRITE           APB2PWDATA         out         [31:0]         APB2 PWDATA           APB2PRDATA         in         [31:0]         APB2 PRDATA           APB2PREADY         in         1         APB2 PREADY           APB2PSLVER R         in         1         APB2 PSLVERR           APB2PCLK         out         1         APB2 PCLK           APB2PRESET         out         1         APB2 RESET           AHB2HSEL         out         1         AHB2 HSEL           AHB2HADDR         out         [31:0]         AHB2 HADDR           AHB2HTRANS         out         [1:0]         AHB2 HWRITE           AHB2HWRITE         out         [2:0]         AHB2 HSIZE           AHB2HBURST         out         [3:0]         AHB2 HPROT           AHB2HWDATA         out         [3:0]         AHB2 HWDATA           AHB2HMASTL         out         1         AHB2 HMASTLOCK           AHB2HREADY         out         1         AHB2 HREADYMUX	APB2PSEL	out	1	APB2 PSEL	
APB2PWRITE         out         1         APB2 PWRITE         APB2 PWDATA         APB2 PWDATA         APB2 PWDATA         APB2 PWDATA         APB2 PWDATA         APB2 PRDATA         APB2 PRDATA         APB2 PRDATA         APB2 PREADY         APB2 PREADY         APB2 PREADY         APB2 PREADY         APB2 PREADY         APB2 PREADY         APB2 PSLVERR         APB2 PSLVERR		out	1	APB2 PENABLE	
APB2PWDATA         out         [31:0]         APB2 PWDATA         Extension           APB2PRDATA         in         [31:0]         APB2 PRDATA         APB2PRDATA         APB2PREADY	APB2PADDR	out	[31:0]	APB2 PADDR	
APB2PRDATA in [31:0] APB2 PRDATA  APB2PREADY in 1 APB2 PREADY  APB2PSLVER in 1 APB2 PCLK  APB2PRESET out 1 APB2 RESET  AHB2HSEL out 1 AHB2 HSEL  AHB2HTRANS out [1:0] AHB2 HSIZE  AHB2HSIZE out [2:0] AHB2 HSIZE  AHB2HBURST out [31:0] AHB2 HBURST  AHB2HWDATA out [31:0] AHB2 HBURST  AHB2HREADY  AHB2HWDATA out [31:0] AHB2 HWDATA  AHB2HWASTL  AHB2HWASTL  AHB2HWASTL  OUT  AHB2HWASTL  OUT  AHB2HMASTL  OUT  AHB2HREADY  MUX  AHB2 HREADYMUX	APB2PWRITE	out	1	APB2 PWRITE	APB2
APB2PREADY in 1 APB2 PREADY  APB2PSLVER in 1 APB2 PSLVERR  APB2PCLK out 1 APB2 PCLK  APB2PRESET out 1 APB2 RESET  AHB2HSEL out 1 AHB2 HSEL  AHB2HADDR out [31:0] AHB2 HADDR  AHB2HTRANS out [1:0] AHB2 HWRITE  AHB2HSIZE out [2:0] AHB2 HSIZE  AHB2HBURST out [3:0] AHB2 HBURST  AHB2HPROT out [3:0] AHB2 HPROT  AHB2HWASTL out [3:0] AHB2 HWDATA  AHB2HMASTL OCK  AHB2HREADY out 1 AHB2 HMASTLOCK  AHB2HREADY OUT 1 AHB2 HREADYMUX	APB2PWDATA	out	[31:0]	APB2 PWDATA	Extension
APB2PSLVER R         in         1         APB2 PSLVERR           APB2PCLK         out         1         APB2 PCLK           APB2PRESET         out         1         APB2 RESET           AHB2HSEL         out         1         AHB2 HSEL           AHB2HADDR         out         [31:0]         AHB2 HADDR           AHB2HTRANS         out         [1:0]         AHB2 HTRANS           AHB2HWRITE         out         1         AHB2 HWRITE           AHB2HSIZE         out         [2:0]         AHB2 HBURST           AHB2HBURST         out         [3:0]         AHB2 HPROT           AHB2HWDATA         out         [31:0]         AHB2 HWDATA           AHB2HMASTL OCK         out         1         AHB2 HMASTLOCK           AHB2HREADY MUX         out         1         AHB2 HREADYMUX	APB2PRDATA	in	[31:0]	APB2 PRDATA	
R         In         1         APB2 PSLVERR           APB2PCLK         out         1         APB2 PCLK           APB2PRESET         out         1         APB2 RESET           AHB2HSEL         out         1         AHB2 HSEL           AHB2HADDR         out         [31:0]         AHB2 HADDR           AHB2HTRANS         out         [1:0]         AHB2 HTRANS           AHB2HWRITE         out         1         AHB2 HWRITE           AHB2HSIZE         out         [2:0]         AHB2 HBURST           AHB2HBURST         out         [3:0]         AHB2 HPROT           AHB2HWDATA         out         [31:0]         AHB2 HWDATA           AHB2HMASTL OCK         out         1         AHB2 HREADYMUX	APB2PREADY	in	1	APB2 PREADY	
APB2PRESET         out         1         APB2 RESET           AHB2HSEL         out         1         AHB2 HSEL           AHB2HADDR         out         [31:0]         AHB2 HADDR           AHB2HTRANS         out         [1:0]         AHB2 HTRANS           AHB2HWRITE         out         1         AHB2 HWRITE           AHB2HSIZE         out         [2:0]         AHB2 HSIZE           AHB2HBURST         out         [3:0]         AHB2 HBURST           AHB2HPROT         out         [3:0]         AHB2 HPROT           AHB2HWDATA         out         [31:0]         AHB2 HWDATA           AHB2HMASTL OCK         out         1         AHB2 HREADYMUX		in	1	APB2 PSLVERR	
AHB2HSEL         out         1         AHB2 HSEL           AHB2HADDR         out         [31:0]         AHB2 HADDR           AHB2HTRANS         out         [1:0]         AHB2 HTRANS           AHB2HWRITE         out         1         AHB2 HWRITE           AHB2HSIZE         out         [2:0]         AHB2 HSIZE           AHB2HBURST         out         [2:0]         AHB2 HBURST           AHB2HPROT         out         [3:0]         AHB2 HPROT           AHB2HWDATA         out         [31:0]         AHB2 HWDATA           AHB2HMASTL OCK         out         1         AHB2 HMASTLOCK           AHB2HREADY MUX         out         1         AHB2 HREADYMUX	APB2PCLK	out	1	APB2 PCLK	
AHB2HADDR out [31:0] AHB2 HADDR  AHB2HTRANS out [1:0] AHB2 HTRANS  AHB2HWRITE out 1 AHB2 HWRITE  AHB2HSIZE out [2:0] AHB2 HSIZE  AHB2HBURST out [3:0] AHB2 HBURST  AHB2HPROT out [3:0] AHB2 HPROT  AHB2HWDATA out [31:0] AHB2 HWDATA  AHB2HMASTL OUT 1 AHB2 HMASTLOCK  AHB2HREADY OUT 1 AHB2 HREADYMUX	APB2PRESET	out	1	APB2 RESET	
AHB2HTRANS out [1:0] AHB2 HTRANS  AHB2HWRITE out 1 AHB2 HWRITE  AHB2HSIZE out [2:0] AHB2 HSIZE  AHB2HBURST out [2:0] AHB2 HBURST  AHB2HPROT out [3:0] AHB2 HPROT  AHB2HWDATA out [31:0] AHB2 HWDATA  AHB2HMASTL OUT 1 AHB2 HMASTLOCK  AHB2HREADY OUT 1 AHB2 HREADYMUX	AHB2HSEL	out	1	AHB2 HSEL	
AHB2HWRITE out 1 AHB2 HWRITE  AHB2HSIZE out [2:0] AHB2 HSIZE  AHB2HBURST out [3:0] AHB2 HBURST  AHB2HPROT out [3:0] AHB2 HPROT  AHB2HWDATA out [31:0] AHB2 HWDATA  AHB2HMASTL OUT 1 AHB2 HMASTLOCK  AHB2HREADY OUT 1 AHB2 HREADYMUX	AHB2HADDR	out	[31:0]	AHB2 HADDR	
AHB2HSIZE out [2:0] AHB2 HSIZE  AHB2HBURST out [2:0] AHB2 HBURST  AHB2HPROT out [3:0] AHB2 HPROT  AHB2HWDATA out [31:0] AHB2 HWDATA  AHB2HMASTL out 1 AHB2 HMASTLOCK  AHB2HREADY out 1 AHB2 HREADYMUX	AHB2HTRANS	out	[1:0]	AHB2 HTRANS	1
AHB2HBURST out [2:0] AHB2 HBURST  AHB2HPROT out [3:0] AHB2 HPROT  AHB2HWDATA out [31:0] AHB2 HWDATA  AHB2HMASTL OUT 1 AHB2 HMASTLOCK  AHB2HREADY OUT 1 AHB2 HREADYMUX	AHB2HWRITE	out	1	AHB2 HWRITE	1
AHB2HPROT out [3:0] AHB2 HPROT  AHB2HWDATA out [31:0] AHB2 HWDATA  AHB2HMASTL OUT 1 AHB2 HMASTLOCK  AHB2HREADY OUT 1 AHB2 HREADYMUX	AHB2HSIZE	out	[2:0]	AHB2 HSIZE	]
AHB2HPROT out [3:0] AHB2 HPROT Extension  AHB2HWDATA out [31:0] AHB2 HWDATA  AHB2HMASTL OUT 1 AHB2 HMASTLOCK  AHB2HREADY OUT 1 AHB2 HREADYMUX	AHB2HBURST	out	[2:0]	AHB2 HBURST	AHB2
AHB2HMASTL OUT 1 AHB2 HMASTLOCK  AHB2HREADY OUT 1 AHB2 HREADYMUX	AHB2HPROT	out	[3:0]	3:0] AHB2 HPROT	
OCK  AHB2HMASTLOCK  AHB2HREADY  MUX  AHB2 HMASTLOCK  AHB2 HREADYMUX	AHB2HWDATA	out	[31:0]	AHB2 HWDATA	]
MUX Out 1 AHB2 HREADYMUX		out	1	AHB2 HMASTLOCK	
AHB2HRDATA in [31:0] AHB2 HRDATA		out	1	AHB2 HREADYMUX	
	AHB2HRDATA	in	[31:0]	AHB2 HRDATA	

IPUG923-1.2E 6(29)

Name	I/O	Data Width	Description	Module
AHB2HREADY OUT	in	1	AHB2 HREDAYOUT	
AHB2HRESP	in	[1:0]	AHB2 HRESP	
AHB2HMASTE R	out	[3:0]	AHB2 MASTER	
AHB2HCLK	out	1	AHB2 HCLK	
AHB2HRESET	out	1	AHB2 RESET	

## 1.4 System Resource Statistics

The system resource statistics of Gowin\_EMPU\_M3 is as shown in Table 1-2.

**Table 1-2 System Resource Statistics** 

Resources	LUTs	Registers	BSRAMs	DSP Macros
MCU Core System Minimum and No Peripherals	17138	2245	16	2
MCU Core System Default and No Peripherals	22732	4634	64	2
MCU Core System Maximum and No Peripherals	25290	5571	128	2
MCU Core System and All Peripherals Maximum	37345	12981	111	2

IPUG923-1.2E 7(29)

# 2 Hardware Design Flow

#### 2.1 Hardware Environment

DK-START-GW2A55 V1.3: GW2A-LV55PG484C8/I7

#### 2.2 Software Environment

Gowin\_V1.9.8 Beta and above

#### 2.3 IP Core Generator

Configure and generate Gowin\_EMPU\_M3 hardware design in IP Core Generator of Gowin software.

## 2.4 Programmer

Use Gowin Programmer to download hardware bitstream files and software programming BIN files in binary format.

For the Gowin Programmer usage, please see <u>SUG502, Gowin</u> <u>Programmer User Guide</u>.

## 2.5 Design Flow

Gowin EMPU M3 hardware design flow is as follows:

- Configure MCU Core System, AHB Bus System and APB Bus System in IP Core Generator to generate Gowin\_EMPU\_M3 hardware design. Import to Gowin\_EMPU\_M3 project;
- 2. Instantiate Top Module, import user designs, and connect user designs with Top Module;
- 3. Add physical and timing Constraints;
- 4. Use GowinSynthesis to synthesis and generate the netlist file;
- 5. Use Place & Route to generate bitstream;
- 6. Use Programmer to download bitstream files to GW2A/-55/7.5 (GW2AN-55C).

IPUG923-1.2E 8(29)

3 Project Template 3.1 Create a New Project


# 3 Project Template

## 3.1 Create a New Project

## 3.1.1 Create a New Project

Run Gowin software. Click "File > New... > FPGA Design Project" on the menu bar, as shown in Figure 3-1.

Figure 3-1 Create a FPGA Design Project




## 3.1.2 Set Project Name and Path

Enter the project name and select the project path, as shown in Figure 3-2.

IPUG923-1.2E 9(29)

3 Project Template 3.1 Create a New Project

Figure 3-2 Set Project Name and Path



#### 3.1.3 Select Device

Select "Series", "Device", "Package", "Speed" and "Part Number", as shown in Figure 3-3.

Take reference design in SDK for an instance:


Series: GW2A

Device: GW2A-55CPackage: PBGA484

Speed: C8/I7

Part Number: GW2A-LV55PG484C8/I7

Figure 3-3 Select Device



IPUG923-1.2E 10(29)

### 3.1.4 Project Creation Completed

The project creation is completed as shown in Figure 3-4.

**Figure 3-4 Complete Project Creating** 




## 3.2 Hardware Design

Use IP Core Generator to generate Gowin\_EMPU\_M3 hardware designs.

Select "Tools > IP Core Generator" in the menu bar or " to open the IP Core Generator.

Select "Soft IP Core > Microprocessor System > Soft-Core-MCU > Gowin\_EMPU\_M3 1.0", as shown in Figure 3-5.

Figure 3-5 Select Gowin\_EMPU\_M3




The system architecture of Gowin\_EMPU\_M3 is as shown in Figure 3-6.

IPUG923-1.2E 11(29)

It consists of three sub-systems: MCU Core System, AHB Bus System and APB Bus System.

Figure 3-6 System Architecture



## 3.2.1 MCU Core System Configuration

MCU Core System configuration options are as shown in Table 3-1.

**Table 3-1 MCU Core System Configuration Options** 

Options	Description
Enable User Interrupts	Enable16 user interrupt handling signals;
Znasie eeer menapte	Disable by default
Enable MPU	Enable Memory Protection Unit;
Litable Wil O	Enable by default
Enable WIC	Enable Wakeup Interrupt Controller;
Litable VVIC	Enable by default
Enable Bit-banding	Enable Bit-banding;
Litable bit-ballding	Enable by default
IRQ Priority Level	Configure interrupt priority bit width with value range from 3 to 8;
VVIGUI	The default value is 3.
WIC Lines	Configure Wakeup Interrupt Controller Lines with value range from 3 to 243;

IPUG923-1.2E 12(29)

Options	Description
	The default value is 3.
Debug Level	Configure debug system level No debug Minimum debug Full debug minus DWT Full debug plus DWT Full debug plus DWT by default
Trace Level	Configure trace system level No trace Standard trace. ITM and DWT, No ETM Full trace. ITM, DWT and ETM High trace. ITM, DWT, ETM and HTM Standard trace. ITM and DWT, No ETM by default
Debug Interface	Configure Debug Interface Serial Wire JTAG and serial wire JTAG and serial wire by default
Instruction Memory Size	16KB, 32KB, 64KB or 128KB; 64KB by default
Initialization File Path	Initialization file path of bootload for off-chip SPI-Flash download and boot
Data Memory Size	16KB, 32KB, 64KB or 128KB; 64KB by default


The configuration options of MCU Core System include Configuration, Debug, Instruction Memory and Data Memory.

## Configuration

The Configuration options include User Interrupts, MPU, WIC, Bit-banding, IRQ Priority Level Width and WIC Lines, as shown in Figure 3-7.

IPUG923-1.2E 13(29)

Figure 3-7 Configuration



#### User Interrupts Configuration

- Provides 16 user interrupt handling signals for users to extend interrupt handling function;
- If you select Enable User Interrupts, Gowin\_EMPU\_M3 supports user interrupt handling, otherwise it does not.
- Disable by default
- MPU Configuration
  - If Enable MPU is selected, Gowin\_EMPU\_M3 supports MPU, otherwise it does not.
  - Disable by default
- WIC Configuration
  - If Enable WIC is selected, Gowin\_EMPU\_M3 supports WIC, otherwise it does not.
  - Disable by default
- Bit-banding Configuration
  - If Enable Bit-banding is selected, Gowin\_EMPU\_M3 supports Bit-banding, otherwise it does not.
  - Disable by default
- IRQ Priority Level Width Configuration
  - Configure interrupt priority bit width with value range from 3 to 8.
     Interrupt priority levels from 8 to 256 can be supported.


IPUG923-1.2E 14(29)

- The default value is 3.
- WIC Lines Configuration
  - Configure WIC Lines with value range from 3 to 243
  - The default value is 3.

#### Debug

Select "Debug", as shown in Figure 3-8, you can configure Debug Level, TraceLevel and Debug Interface.

Figure 3-8 Debug



Debug Level Configuration

Configure debug system level:

- No debug
- Minumum debug
- Full debug minus DWT
- Full debug plus DWT

#### Note!

Full debug plus DWT by default

Trace Level Configuration

Configure trace system level:

- No trace
- Standard trace. ITM and DWT, No ETM
- Full trace. ITM, DWT and ETM

IPUG923-1.2E 15(29)

High trace. ITM, DWT ETM and HTM

Note!

Standard trace. ITM and DWT, No ETM by default

Debug Interface Configuration

Configure Debug Interface

- Serial Wire
- JTAG and serial wire


Note!

JTAG and serial wire by default

#### **Instruction Memory**

Select "Instruction Memory", as shown in Figure 3-9, you can configure Instruction Memory Size and Initialization File Path.

**Figure 3-9 Instruction Memory** 



- Instruction Memory size can be configured to 16KB, 32KB, 64KB or 128KB. 64KB by default
- Configure initialization file path of bootload for off-chip SPI-Flash download and boot Different bootload file paths are loaded according to different Instruction Memory sizes, as shown below.
  - If the Instruction Memory Size is configured to 16KB, the Initialization File Path loads the INSMEM\_Size\_16KB bootload Initialization File of the software development kit;
  - If the Instruction Memory Size is configured to 32KB, the
     Initialization File Path loads the INSMEM\_Size\_32KB bootload

IPUG923-1.2E 16(29)

Initialization File of the software development kit;

- If the Instruction Memory Size is configured to 64KB, the Initialization File Path loads the INSMEM\_Size\_64KB bootload Initialization File of the software development kit;
- If the Instruction Memory Size is configured to 128KB, the Initialization File Path loads the INSMEM\_Size\_128KB bootload Initialization File of the software development kit;


#### Note!

The file name of Instruction Memory Initialization path cannot contain numbers.

#### **Data Memory**

Select "Data Memory" to configure Data Memory Size, as shown in Figure 3-10.

Figure 3-10 Data Memory



Data Memory size can be configured to 16KB, 32KB, 64KB or 128KB, 64KB by default.

## 3.2.2 AHB Bus System Configuration

AHB Bus System configuration options are as shown in Table 3-2.

Table 3-2 AHB Bus System Configuration Options

Options	Description
Enable GPIO	Enable GPIO
	Disable by default
Enable Ethernet	Enable Ethernet
	Disable by default

IPUG923-1.2E 17(29)

Options	Description
Interface	Ethernet selects Interface (RGMII/GMII/MII) RGMII by default
RGMII Input Delay	RGMII input delay The default Value is 100
MIIM Clock Divider	MIIM clock divider The default Value is 20
Enable DDR3	Enable DDR3 Memory Disable by default
Enable SPI-Flash	Enable SPI-Flash download function and read, write and erasure of Memory; Enable by default
Enable AHB2 Extension	Enable AHB2 Extension interface Disable by default

#### **GPIO**

Double click to configure GPIO, as shown in Figure 3-11.

If Enable GPIO is selected, Gowin\_EMPU\_M3 supports GPIO, disable by default.

GPIO

The MCU core system of Gowin\_EMPU\_M3 interacts with GPIO block through AHB bus.The GPIO block interconnects with FPGA Fabric where user implements general purpose I/O functions. This AHB GPIO is a general purpose I/O interface unit and provides a 16-bit I/O interface.

Options

Dottons

Enable GPIO

Enable GPIO

Figure 3-11 GPIO Configuration

#### **Ethernet**

Double click to open Ethernet, as shown in Figure 3-12.

- If Enable Ethernet is selected, Gowin\_EMPU\_M3 supports Ethernet, disable by default.
- If Enable Ethernet has been selected, you can configure Interface, RGMII Input Delay, and MIIM Clock Divider.
  - Select Interface. Options are RGMII, GMII, MII, or GMII/MII, RGMII by default.


OK Cancel

IPUG923-1.2E 18(29)

 If you select RGMII, you can configure RGMII Input Delay and the value is 100.

- If MIIM Clock Divider is selected, you can configure MIIM Clock Divider. The default value is 20.
- If RGMII or GMII is selected, 125MHz clock input must be provided to GTX\_CLK.

**Figure 3-12 Ethernet Configuration** 



#### PDM2PCM


Double click to configure DDR3, as shown in Figure 3-13.

If Enable DDR3 is selected, Gowin\_EMPU\_M3 supports DDR3 Memory, disable by default.

The internal clock frequency of DDR3 is 150MHz.

50MHz clock input must be provided to DDR\_CLK\_I.

Figure 3-13 DDR3 Configuration



IPUG923-1.2E 19(29)


#### SPI-Flash

SPI-Flash supports download function and the read, write and erasure of Memory.

Double click to configure SPI-Flash, as shown in Figure 3-14.

If Enable SPI-Flash is selected, Gowin\_EMPU\_M3 supports SPI-Flash, disable by default.

Figure 3-14 SPI-Flash Configuration




#### **AHB2 Extension Configuration**

Double click to open AHB2 Extension, as shown in Figure 3-15.

If Enable AHB2 Extension is selected, then Gowin\_EMPU\_M3 supports AHB2 Extension, and you can connect to the extended AHB peripherals, disable by default.

Figure 3-15 AHB2 Extension Configuration



IPUG923-1.2E 20(29)

### 3.2.3 APB Bus System Configuration

APB Bus System configuration options are as shown in Table 3-3.

Table 3-3 AHB Bus System Configuration Options

Options	Description
Enable UART0	Enable serial port0
	Disable by default
Enable UART1	Enable serial port1
	Disable by default
Enable TimerO	Enable Timer0
Enable Timer0	Disable by default
Enoble Timer1	Enable Timer1
Enable Timer1	Disable by default
Enable WatchDog	Enable Watchdog
Enable WatchDog	Disable by default
Enable RTC	Enable RTC
Enable KTC	Disable by default
Enable 12C Master	Enable I2C Master
Enable I2C Master	Disable by default
Enable SPI Master	Enable SPI Master
Eliable SPI Mastel	Disable by default
Enable APB2 Extension	Enable APB2 Extension interface
LIIADIG AI DZ LAIGIISIUII	Disable by default


#### **UART**

Double click UART0 or UART1, as shown in Figure 3-16.

- If Enable UART0 is selected, Gowin\_EMPU\_M3 supports UART0, disable by default.
- If Enable UART1 is selected, Gowin\_EMPU\_M3 supports UART1, disable by default.

IPUG923-1.2E 21(29)

Figure 3-16 UART Configuration




#### **Timer**

Double click to configure Timer0 or Timer1, as shown in Figure 3-17.

- If Enable Timer0 is selected, Gowin\_EMPU\_M3 supports Timer0, disable by default.
- If Enable Timer1 is selected, Gowin\_EMPU\_M3 supports Timer1, disable by default.

Figure 3-17 Timer Configuration




#### WatchDog

Double click to configure WatchDog, as shown in Figure 3-18.

If Enable WatchDog is selected, Gowin\_EMPU\_M3 supports WatchDog, disable by default.

IPUG923-1.2E 22(29)

Figure 3-18 WatchDog Configuration




#### **RTC**

Double click to configure RTC, as shown in Figure 3-19.

If Enable RTC is selected, Gowin\_EMPU\_M3 supports RTC, disable by default.

3.072MHz clock input must be provided to RTCSRCCL. The division in RTC is 1Hz.

Figure 3-19 RTC Configuration



#### **I2C Master Configuration**


Double click to configure I2C Master, as shown in Figure 3-20.

If Enable I2C Master is selected, Gowin\_EMPU\_M3 supports I2C Master,

IPUG923-1.2E 23(29)

disable by default.

Figure 3-20 I2C Master Configuration




#### **SPI Master Configuration**

Double click to configure SPI Master, as shown in Figure 3-21.

If Enable SPI Master is selected, Gowin\_EMPU\_M3 supports SPI Master, disable by default.

Figure 3-21 SPI Master Configuration



#### **APB2 Extension Configuration**

Double click to open APB2 Extension, as shown in Figure 3-22.


If Enable APB2 Extension is selected, then Gowin\_EMPU\_M3 supports

IPUG923-1.2E 24(29)

3 Project Template \_\_\_\_\_\_ 3.3 User Design

APB2 Extension, and you can connect to the extended APB peripherals, disable by default.

Figure 3-22 APB2 Extension Configuration



## 3.3 User Design

- After the configuration of Gowin\_EMPU\_M3, you can generate Gowin\_EMPU\_M3 hardware design.
- Instantiate Gowin EMPU M3 Top Module.
- Import user designs and connect it with Gowin\_EMPU\_M3 to form a complete RTL design

#### 3.4 Constraint

After RTL design is completed, physical constraints can be generated according to the used development board and the IO.

Timing constraints file can be generated according to timing requirements.

For how to generate physical constraints, please refer to <u>SUG101</u>, <u>Gowin Design Constraints Guide</u>.

## 3.5 Configuration

## 3.5.1 Synthesis Configuration

Synthesis configuration is as shown in Figure 3-23.

- Configure "Top Module/Entity" according to the top module name in the design;
- Configure "Include Path" according to the file path in the design;
- Configure "Verilog Language" according to System Verilog 2017.

IPUG923-1.2E 25(29)

3 Project Template 3.6 Synthesize


Synthesize General General Synthesize Synthesis Tool: GowinSynthesis General Top Module/Entity: Gowin\_EMPU\_M3\_template ✓ Place & Route Include Path: General Unused Pin GowinSynthesis Dual-Purpose Pin Verilog Language: System Verilog 2017 ▼ BitStream VHDL Language: VHDL 2008 -+ Looplimit: 2000 Disable Insert Pad Ram R/W Check ☐ DSP Balance Show All Warnings Cancel Apply

Figure 3-23 Top Module Configuration

## 3.5.2 Dual-Purpose Pin Configuration

If Gowin\_EMPU\_M3 uses off-chip SPI-Flash downloading and boot, use MSPI as regular IO, as shown in Figure 3-24.

Figure 3-24 Dual-Purpose Pin Configuration




## 3.6 Synthesize

Run GowinSynthesis, the synthesis tool of Gowin Software, to complete the synthesis of RTL design and generate netlist files, as shown in Figure 3-25.

IPUG923-1.2E 26(29)

3 Project Template 3.7 Place & Route

Figure 3-25 Synthesize




For the use of tool, please refer to <u>SUG100, Gowin Software User</u> Guide.

### 3.7 Place & Route

Run the Place & Route tool in Gowin software and generate the bitstream files, as shown in Figure 3-26.

Figure 3-26 Place & Route



For the use of tool, please refer to <u>SUG100, Gowin Software User</u> <u>Guide</u>.

## 3.8 Download

Run Programmer to download the bitstream file.

Click "Edit > Configure Device" in the menu bar or "Configure Device " ( ) in the tool bar to open the "Device configuration".

Select "External Flash Mode" in Access Mode drop-down list;


IPUG923-1.2E 27(29)

3 Project Template 3.8 Download

 Select "exFlash Erase, Program thru GAO-Bridge" or "exFlash Erase, Program, Verify thru GAO-Bridge" in Operation drop-down list;

- Import the required bitstream file in "Programming Options > File name" option.
- Select based on the on-board Flash in "External Flash Options > Device" (such as Winbond W25Q64BV);
- Configure the start address as "0x000000" in "External Flash Options > Start Address";
- Click "Save" as shown in Figure 3-27.

Figure 3-27 Download



After device configuration, click Program/Configure " " in the Programmer toolbar to complete bit stream files downloading.

For the usage, please see <u>SUG502, Gowin Programmer User Guide</u>.

IPUG923-1.2E 28(29)

# 4 Reference Design

Gowin\_EMPU\_M1 offers hardware reference design:
Gowin\_EMPU\_M3\ref\_design\FPGA\_RefDesign

IPUG923-1.2E 29(29)

