Oslay/24 Unit-5 Completly theoretical Consistency 10 to the second of the consistency I needs to be maintained when sharing data CPU Cache MM

[x=10] [x5=1]

Not consistent X Memory Consistency Model A Consistency Model refers to the di-CPU Calu MM

I)

(PU)

(alu MM

I)

(PV)

(IXASI

(IXASI

IXASI

IXASI 12 -5 rued N=13 LX=5 D next rugol should be from whey then was last write to

1 Stairet Consistency Process A Brocess C Any read to memory location & returns valle stored by the most recent writes are instantaneously visible to all processes de an absolute global time order 18 maintained # Tee hi update Drog, twant saare processor ko visible les jaega Ishalf worsternow promely 2 Sequentid Consistency

2 definition (i) By Lamport > In pet (ii) Not TBB Here order motters, for To this - The result of any exection is some as if the operations of all processors were executed in some sequented order. too Read rest from PFT.

Page No. Date: / Cache Coherorency It report to the publish of keeping the data in the caches consistent. X base (i) (P) (i:)x=x+3) [ache] [3=x @ Cache 15 (ii) x=x15 appleted 1st But PI cache and main immory values are not matching - Incorrectory Cache Write Policies agricult stind (1) PHOCESSON) update memory cache immediately when a WRITE occurs. Main from E @ Write Back processor # The updated value is marked in To cache Juster appleted leter = Dirity Bit Tab fale next time comment 1-10.

Page No. Date: 11 -> When data is written to a cache a bit he set for the affected bled on tid The modified black is written to memory only when the block is to replaced > Carises of Cache Inconsistency 1 Inconsistery due to Data Sharing Widethough PHOCESSED Carche Bus + inconsistene MM Write Boute JIB + INIC westerd our shap die

Page No. Date: / / (2) Inconsistency White Real 'X hi value update hate This is incorright

Page No. Date: / Inconsisting caused by 1/0. a) in comust ou was

Page No. Date: / / Cache Coherence Brotowh (to remove inconsistency solm) 1) Snoopy Bus Brotowl: UMA m/2 Shoopy 3 means

Shoopy Bus monther

Cache controller

maniture the

transadur puryth

Shoopy bus A bus allows all produces in the system to observe orgains transactions. If a bus transaction threatens the consistent state of a locally cached object; the cache controller can take appropriate actions to invalidate or update the local copy. - 2 basic protocols a) Write Invalidate. A Process Consistent apies of black x gre in Shared menny.

when a boad cache copy is moderal Work Invalidate invalidates all monde capies of each Cinvalidated Here called 'dirty' If PI did X -> XI, it updated in shared memory, and involidated the value of all remaining caches Ab nex time, you have to fetch from (Write - update (write Broadcout) The new 南西西 modified X be broadcesto Capdated) to all cache copies via the hus Drawback >> Not vary scalable (can see no of processors muct) Sd" = Disactory Board British

Date: / / (NUMA m/a) interconnected ways Goodbay Switch estatus of all early blocks 1) Full Map Directory Hemony Directory SS. tales

X: [1]011]01Date] SS. tales Interconnection M/W The shoo burden of maintaing cache Jaho valu present has, eigh unhi valus ko directory me rakh ne has d boutstand Cl and CB can't access that directory

Date: Chained Directory Directorios all aluady mentioned CT3 chain tun No load on nom An caches are able to access sequential & consistency -Unit -5 -2010/10/11