Total no. of Pages: 02

Roll no. 102

Degree: B.Tech.

Semester: 6

END-SEMESTER EXAMINATION, APRIL-MAY, 2024

Course Title: Internet of Things
Course Code: COCSC20

Duration: 03 Hours

Max. Marks: 50

Note: - Attempt all questions in the given order only. Missing data/information (if any), maybe suitably assumed & mentioned in the answer.

Q. No.	Question	Marks	co
Q1	Attempt any 2 parts of the following		
1a	A Consumer is providing the following different Analog values for encoding it into Digital values . Explain the solution with diagrammatical representation using ADC. The signal for 8 bits registers with a full-scale range of 50 Volts.	5	1
	a) 34.5 V		
	b) 9.25 V		
1b	Compare and contrast edge computing and cloud computing approaches in IoT deployments in a tabular form. How does edge computing complement cloud services by processing data closer to the source, reducing latency, and offloading computational tasks, explain using diagram?		2
1e	Construct an AIoT applications for Intelligent Transport System (ITS) to handle emergency vehicles. Define the communication channels used for the applications. Define the benefits of the application and explain it with diagrams	e	
Q2/	Attempt any 2 parts of the following		
Za	Discuss the significance of Quality of Service (QoS) levels in MQTT messaging Explain the differences between QoS levels 0, 1, and 2. How does each level ensure message delivery and reliability, and what are trade-offs between them?	.1	-
24	Demonstrate the message format of CoAP protocol. Also draw the CoAl working in between constrained environment and rest of the word.		2 1
2c	Explain the uses of RFID technology for supply chain mechanism. Explain it with various stages of a sample industrial application for maximal efficient system.	h 5	



	Q3	Attempt any 2 parts of the following		
	3a	Consider a network scenario for IoT network (infrastructure less) that contain 20 wireless nodes, connected using mesh topology. Client needs to setup communication between X (Sender) to Y (Receiver). Demonstrate the result after applying the proactive, reactive, and geographic routing to the given scenario	a s	
	3b /	Explain the chirp spread spectrum modulation used in LoRa technology using diagrammatical representation. How does this modulation scheme enable long-range communication and robustness against noise and interference?	3+2	3
	3c	Explore the scalability of 6LoWPAN in large-scale IoT deployments. What factors limit its scalability, and how can these limitations be overcome?	2+3	5
	Q 4	Attempt any 2 parts of the following Explain various wireless communications boards available on Raspberry Pi. Construct the design of Smart home with Raspberry Pi interfacing various hardware devices with neat sketch.	2+3	3
		Define a diagrammatical network scenario of Xbee enabled IoT devices that are forming the mesh topology for transmitting data from one sender to two receivers. This scenario should fulfil the properties of mesh topology.	5	2
	40 E	a) UAS b) Various planes in SDN c) SLAM d) GPIO e) GPS	5	1
\S\frac{5}{2}	Exp	lain the working of PIR Sensor. Interface this PIR (Passive Infrared) sensor to rol the lecture hall light while visiting. Explain with diagrammatical sketch code of the desired sketch.	5	1
5 <i>b</i>	vulner	do you understand by the term "Vulnerability"? Mention any five common rabilities found in IoT devices. Explain with the help of a diagram, the nt steps taken by an attacker to launch DDoS attack.	3+2	4
		the role of blockchain in enhancing data privaty and security in IoT tents. How does blockchain address the challenges of securing sensitive?	3+2	2

3. `

Degree: B.TECH, Semester: VI END-SEMESTER EXAMINATION, APRIL-MAY, 2024

Course Title: High Performance Computing
Course Code: CACSC20/COCSC18

Duration: 03 Hours

Max. Marks: 40

Note: - Attempt all questions in the given order only. Missing data/information (if any), maybe suitably assumed & mentioned in the answer.

Q. No.	Question	Marks	СО
Q1	4 of the following		CO1,
la	Write an algorithm to implement parallel algorithms for multiplication using the EREW PRAM model. What will be its	4	CO3
ΤĎ	time complexity? Consider the execution of an object code with 2*10 ⁶ instructions on a 400 MHz processor. The program consists of four major types		CO1
	of instructions. The instruction this and the humber of cycles [21]		
	of a program trace experiment: Instruction Type CPI Instruction Mix		
	Arithmetic and 1 60%		
XMIPS XIGE	Logic Load/Store with 2 18%		<
	cache hit 12%		
	Branch 4 12% Memory reference 8 10% with cache miss		
te my = exect	with cache miss i) Calculate the average CPl when the program is executed on a uniprocessor with the above trace results ii) Calculate the corresponding MIPS rate based on the CP obtained in part (a).		COI
1c	S1: Load R1, 1024 S2: Load R2, M(10) S3: Add R1, R2 /R1 ← 1024/ /R2 ← Memory(10) /R1 ← (R1) + (R2)/ /R2 ← Memory(1024) ← (R1))/	
	S4: Store M(1024), R1 /Memory(64) \(\infty\) 1024/		
4	Where (R _i) means the content of register R _i and well-by (R _i)	i i	
	i) Draw the dependency graph to show all the dependencies.		
1 35.	ii) Are there any resource dependencies if only one cop	ру	
0	of each functional unit is available in CPU?		

OI - Totalist cluck cycles
total inst

my bes

CIXCOP = 1611 Colot

The whe even-odd transposition sorting can be performed in parallel environment and analyze its performance. Co3	Explain task decomposition and data decomposition techniques used in parallel computing using suitable examples. How the even-odd transposition sorting can be performed in a pathlel environment and analyze its performance. Attempt any 2 parts of the following Explain the concept of superscalar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory SMP systems? What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Q 4 Attempt any 2 parts of the following 4a Let a program have a portion f ₆ of its code enhanced to run 4 times faster (so f ₇ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f ₉)? Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model and how it 4 CO5,				NA CONTRACTOR OF THE PARTY OF T
How the even-odd transposition sorting can be performed in a patallel environment and analyze its performance. Sorthe the Parallel Random Access Machine (PRAM) model and its varieties. Attempt any 2 parts of the following Explain the concept of superscalar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory SMP systems? What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Divider Unit: 40 cycles Od 4 Attempt any 2 parts of the following Let a program have a portion f ₈ of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so f ₂ = 3.3). What is the fraction enhanced (f ₂)? 3.3) What is the fraction enhanced (f ₂)? Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafon's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q.5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model mould be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Haw the even-odd transpositions sorting can be performed in a pathel environment and analyze its performance.	29	Explain task decomposition and data decomposition techniques	4	CO2
aribe the Parallel Random Access Machine (PRAM) model and its 40 co. CO3 aribe the Parallel Random Access Machine (PRAM) model and its 40 co. CO3 Attempt any 2 parts of the following Explain the concept of superscalar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory SMP systems? What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. 3c Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Q 4 Attempt any 2 parts of the following Let a program have a portion f _k of its code enhanced to run 4 times faster (so S = 3.3). What is the fraction enhanced (f ₂)? 3.3. What is the fraction enhanced (f ₂)? Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	ashe the Parallel Random Access Machine (PRAM) model and its articles and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory SMP systems? What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Q 4 Attempt any 2 parts of the following 4a Let a program have a portion f ₁₆ of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f ₁)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	1/	How the even-odd transposition sorting can be performed in a	4	CO2,C
Are mpt' any 2 parts of the following Explain the concept of supersealar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memoty SMP systems? What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Q4 Attempt any 2 parts of the following 4a Let a program have a portion fig of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f ₁)? Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Att mpt any 2 parts of the following Expaint the concept of superscalar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory SMP systems? What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Q 4 Attempt any 2 parts of the following 4a Let a program have a portion f ₁ of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so s ₂ = 3.3). What is the fraction enhanced (f ₂)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	and the second of the second	i warmici cuvironmeni and ares yez un performance.	4	CO2,
Expain the concept of superscalar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory SMP systems? What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Other and times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so 5 = 3.3). What is the fraction enhanced (f ₂)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Expain the concept of superscalar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory SMP systems? What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. 3c Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Attempt any 2 parts of the following 4a Let a program have a portion f_E of its code enhanced to run 4 times faster (so $f_1 = 4$), to yield a system speedup 3.3 times faster (so $f_2 = 3$, 3). What is the fraction enhanced (f_E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	20	its varies vts.		COS
Expiain the concept of superscalar architectures and now in ordiffer from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory SMP systems? CO3, What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. CO3, CO4	Explain the concept of superscalar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared memory. SMP systems? CO3.	103	Attempt any 2 parts of the following	1	CO3.
What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. 3c Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit : 1 cycle Adder unit : 2 cycles Multiplier unit : 10 cycles Divider Unit : 40 cycles O4 Attempt any 2 parts of the following 4a Let a program have a portion fg of its code enhanced to run 4 times faster (so f1 = 4), to yield a system speedup 3.3 times faster (so § = 3.3). What is the fraction enhanced (f2)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing approaches. 3c Write the steps of execution with a scoreboard approach. The following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Q 4 Attempt any 2 parts of the following 4a Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	Sa	Explain the concept of superscalar architectures and how they differ from traditional scalar processors. What are the major challenges associated with maintaining coherence in shared	4	.CO4
following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit : 1 cycle Adder unit : 2 cycles Multiplier unit : 10 cycles Divider Unit : 40 cycles Divider Unit : 40 cycles Other and the faster (so f1 = 4), to yield a system speedup 3.3 times faster (so f2 = 3.3). What is the fraction enhanced (f2)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	following set of MIPS instructions is going to be executed in a pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit : 1 cycle Adder unit : 2 cycles Multiplier unit : 10 cycles Divider Unit : 40 cycles Multiplier unit : 10 cycles Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	38	What are VLIW processors, and how do they achieve instruction level parallelism? Discuss the advantages and limitations of VLIW architectures in comparison to other parallel processing	4	
pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Divider Unit: 40 cycles Output Parts of the following 4a Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	pipelined system. LD F6, 34(R2) LD F2, 45(R3) MUL F0, F2, F4 SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit : 1 cycle Adder unit : 2 cycles Multiplier unit : 10 cycles Divider Unit : 40 cycles Divider Unit : 40 cycles Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	3c	with the steps of execution with a scoreboard approach. The	4	,
SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Q 4 Attempt any 2 parts of the following Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	SUB F8, F6, F2 DIV F10, F0, F6 ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles 4a Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so \$\overline{S}\$ = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.		pipelined system. LD F6, 34(R2) LD F2, 45(R3)		
ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Attempt any 2 parts of the following 4a Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	ADD F6, F8, F2 The latencies of - Integer unit: 1 cycle Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Attempt any 2 parts of the following Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.		SUB F8, F6, F2		
Adder unit: 2 cycles Multiplier unit: 10 cycles Divider Unit: 40 cycles Attempt any 2 parts of the following Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Adder unit: 2 cycles	- January Princer	ADD F6, F8, F2		-
Divider Unit: 40 cycles Q 4 Attempt any 2 parts of the following Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Divider Unit: 40 cycles Q 4 Attempt any 2 parts of the following Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following 5a Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.				
Attempt any 2 parts of the following Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	4 Attempt any 2 parts of the following Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.				
Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Let a program have a portion f _E of its code enhanced to run 4 times faster (so f ₁ = 4), to yield a system speedup 3.3 times faster (so S = 3.3). What is the fraction enhanced (f _E)? 4b Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	0.4	Attempt any 2 parts of the following		
Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. 5b Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup using Gustafson's law. 4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation 5c Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.		Let a program have a portion f_E of its code enhanced to run 4 times faster (so $f_1 = 4$), to yield a system speedup 3.3 times faster (so $S = 4$)	4	CO4
4c How do the Dhrystone and Whetstone Benchmarks differ from each other? Q 5 Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	How do the Dhrystone and Whetstone Benchmarks differ from each other? Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	4b	Suppose benchmarking reveals that 5% of time on a 64-processor machine is spent on one single processor (e.g.: root node working while all other processors are idle). Compute the scaled speedup		
Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Attempt any 2 parts of the following Explain the principles behind directory-based cache coherence protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	4c	How do the Dhrystone and Whetstone Benchmarks differ from each other?	4	CO4
Explain the principles benind directory-based each protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	Explain the principles benind directory-based each protocols and their advantages over bus-based approaches. Discuss scenarios where each memory consistency model would be most suitable, considering factors such as performance, scalability, and ease of implementation Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.	0.5	f the following	1	COS
most suitable, considering factors such as performance, sententially, and ease of implementation Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed	most suitable, considering factors such as performance, seatherny, and ease of implementation Explain Lamport's sequential consistency model and how it addresses the challenges of maintaining consistency in distributed systems.		Explain the principles behind directory-based cache protocols and their advantages over bus-based approaches.	7	
5c Explain Lamport's sequential consistency model and how it and addresses the challenges of maintaining consistency in distributed addresses the challenges of maintaining consistency in distributed	5c Explain Lamport's sequential consistency model and now it addresses the challenges of maintaining consistency in distributed systems.	5b	most suitable, considering factors such as performance, seminance,		COI
	1	5c	Explain Lamport's sequential consistency model and now it addresses the challenges of maintaining consistency in distributed	4	

O.OS*

Degree: B. Tech. Semester: 6th Course work END-SEMESTER EXAMINATION, APRIL-MAY, 2024

Course Title: Data Privacy and Security

Duration: 03 Hours

Course Code: CACSE24/COCSE29

Max. Marks: 50

Note: - Attempt all questions in the given order only. Missing data/information (if any), maybe suitably assumed & mentioned in the mentioned in the answer.

Q. No.	Question	Marks	CO
Q 1	Attempt any 2 parts of the following		
\\a	What are the differences between data privacy, data security and data protection?	5	CO1
	Give the examples of laws that aim to protect users' data privacy online.		
JK	Explain at least three protection measures in order to protect the software.	5	COI
1c	What is a data protection officer. What is the role of data protection officer.	5	CO2
Q 2	Attempt any 2		
2a	Attempt any 2 parts of the following	5	CO2
	Explain the difference between authentication and authorization by explaining its schematic diagram.		
2,6	Using the diagram.	5	CO2
	Using the client/server model, it is necessary first to connect to the database management system, effectively establishing the complex layers of communication		
	between the local (client DBMS) and the server. What is the role of authentication and		
	authorization while resists it is also detailed a server. What is the fole of authorization	Co.	
2c	authorization while maintaining the database security. Address the various issues of database security. Further, categorise the access control	7 5	CO3
	mechanisms based upon their characteristics.		
Q3			
3/4	Attempt any 2 parts of the following	5	CO2
) a	What is an avalanche effect. Further, detail the strength of DES by elaborating timing		
3b	attacks and analytic attack Explain the difference between DOS and DDOS attacks along with their security	5	CO3
0	solutions.		
3c	What is Diffie-Hellman Key exchange. Write the complete pseudocode of it. Further,	5	CO3
	A and B aggress upon q=353 and a=3; a chooses 97 and B chooses 233 as their secret		
	key. Compute the respective public keys and shared session keys.		
Q 4	Attempt any 2 parts of the following		
4a	'A' contacts a bank to open a regular savings account. The bank asks 'A' to furnish	5	CO4
74	photocopies of proof of address and identity for KYC formalities. Before collecting		
	the photocopies, the bank should give notice to 'A' stating that the purpose of		
	obtaining the photocopies is completion of KYC formalities. The notice need not be a		
- 1	separate document. It can be printed on the form used for opening the savings bank		
1	account. Explain the criticalities that may occur during sharing or maintaining the		
1	document while ensuring the data protection act notified by official gazette.		
4b	According to Digital Personal Data Protection Act, it shall come into force on such	5	CO4
	date as the Central Government may, by notification in the Official Gazette, appoint.		
	Different dates may be appointed for different provisions of this Act. Any reference in		
	any provision of this Act to the commencement of this Act shall be construed as a		
	reference to the commencement of that provision. Explain all the digital privacy data		
	protection concerns related to this.		005
4c	Explain the difference between harm and loss in respect of data protection act notified	5	CO5
Ì	by official gazette.		
	Explain security and privacy breaches in AIIMS and who are benefitting it from the		
	breaches. Further, explain various solutions in order to avoid breaches.		
Q 5	Attempt any 2 parts of the following		
5a	What is an IoT? Explain its architecture along with several applications while	5	CO ₅
	maintaining the security during processing, analysis and storing of information in the		
1	network?		
	Explain the several security requirements of an IoT along with detailing its access	5	CO5
1	control mechanisms?		
5c	Elaborate biometrics technology as research and privacy? Explain its various security	5	CO5
/	ssues through proper diagram while feature extraction and biometric comparison of		
	mage records?		

OPPR DPDP

Degree: BTech (CSE/MAC) Semester: VI END-SEMESTER EXAMINATION, APRIL-MAY 2024

Course Title: Computer Hardware Software Workshop Course Code: COCSC19

03 Hours

Max. Marks: 20

Attempt all questions in the given order only. Missing data/information (if any), maybe suitably assumed & mentioned in the answer.

Q. No.	Question	Marks	CO
Q1	Attempt any 2 parts of the following		
1a	Describe the process of deploying a TinyML model onto a microcontroller-based system.	2	CO1
M	Discuss the key delenges associated with implementing machine learning models on resource distrained devices. How does TinyML address these challenges?	2	CO1
Je	Provide a case study or real-world example of a successful TinyML application deployed in a specific industry or domain. Analyze the challenges faced during the deployment process and evaluate the overall impact of the TinyML solution.	2	CO5
Q2/	Attempt any 2 parts of the following		
C _{2a}	Explain the concept of automation in data analysis using R language. Provide examples of tasks that can be automated in the data preprocessing, analysis, and visualization phases.	2	CO2
2b	Describe the role of R language in data visualization. Discuss the advantages of using R's visualization libraries for creating interactive and customizable visualizations.	2	CO2
2e	Describe any four visualization techniques/plots using R libraries for any given dataset.	2	CO2
Q3	Attempt any 2 parts of the following		
Sa	How do tools like Power BI help organizations make better decisions? Provide some examples.	2	СОЗ
3b	Discuss the role of advanced analytics features in Power BI, such as predictive analytics, clustering, and anomaly detection.	2	СОЗ
3c	Provide a case study or real-world example of how Power BI has been used to solve a specific business problem or address a particular challenge.	2	CO5
Q 4	Attempt any 2 parts of the following	+	+
4a	Discuss the significance of distributed databases in the context of artificial intelligence (AI) applications. How do distributed databases facilitate large-scale data processing and machine learning tasks in AI systems?	2	CO4
4b	Explain the concept of Apache Spark and its role in distributed data processing and analytics.	2	CO4

		T
4c	Provide a case study or real-world example of how Apache Spark has been used to build and deploy AI applications at scale.	C05
Q 5	Attempt any 2 parts of the following	1
5a	Define DevOps and explain its importance in the context of AI development. Discuss how the principles of DevOps can be applied to streamline development, and maintenance of AI systems.	CO
5h	Discuss the challenges specific to implementing DevOps in AI projects.	CO
5c	Describe a capstone project that leverages an open-source framework specifically designed for implementing DevOps methodologies and practices.	ASO