


23/2/24

DATE: / /  
PAGE:

# Thread safety :-  
It refers to an application's ability to execute multiple threads simultaneously without cluttering shared data or creating race condition while accessing shared global memory.

# Limitations of threads :-  
Because of threads, a program that runs fine on one platform may fail or produce wrong results on another platform. eg:- The maximum no. of threads permitted and the default thread stacksize are two important limits to consider when designing your program.

⇒ SPMD Model (Single Program Multiple data model)  
It is a special case of MIMD model.  
Tasks are split up and run simultaneously on multiple processors with different inputs in order to obtain results faster.



# SIMD v/s SPMD → on your own



# Execution process :-

The program is written once but replicated many times with each processing element executing the same program but with different data elements. The processing elements (PE) operate independently of each other and can execute conditional branches or loops differently depending on their assigned data elements.

Good Write

DATE: / /  
PAGE:

```
for (i=0; i<11) {  
    c[i] = A[i] + B[i]
```



# Applications :- used where there is massive data processing  
Vector multiplication, weather forecasting, scientific simulation,

# Advantages

(i) Locality - Data locality is essential to achieving good performance on large scale machines where communication across the network is very expensive.

(ii) Structured parallelism :- The set of threads is fixed throughout computation. It is easier for compiler to reason about SPMD code resulting in more efficient program analysis than in other models.

(iii) Simple runtime implementation :- It has a local view of execution and parallelism is exposed directly to the users. Compilers and runtime systems require less effort to implement than any other MIMD model.

Good Write

## # Disadvantages

- (i) SPMD is a flat model which makes it difficult to write hierarchical code such as divide and conquer algorithms as well as programs optimized for hierarchical machines.

## ⇒ MPI (Message Passing Interface)

It is an application program interface that defines a model of parallel computing where each parallel process has its own local memory and data must be explicitly shared by passing messages between processes.

## # MPI communication functions:-

### (i) Blocking communication functions

Blocking communications are routines where the completion of the call is dependent on certain events.

`MPI_Send(void *buf, int count, MPI_Datatype datatype, int dest, int tag, MPI_Comm comm)`

`MPI_Recv(void *buf, int count, MPI_Datatype datatype, int source, int tag, MPI_Comm comm, MPI_Status *status)`

For sends, the data must be successfully sent or safely copied to system buffer space and for receives, the data must be safely stored in the receive buffer.

19/3/24

- (a) • Communication domain :- All the processes running on different CPUs that are going to communicate with one another.

- (b) • Stored in communicator → jo bhi process use krke koi data store krta hai

- (c) • Communicator type: `MPI_Comm`

Good Write

- (d) • Pre-defined default communicator: `MPI_COMM_WORLD`  
This is global. (sb process use krke access krta hai)

## # 4 functions when using MPI

### (i) Setup (initialize)

`int MPI_Init(int *argc, char ***argv);`

### (ii) Tear down

`int MPI_Finalize();`

This allows MPI to turn off all the communication channels.

### (iii) Total processes

`int MPI_Comm_Size(MPI_Comm comm, int *size);`

### (iv) Local processing index

`int MPI_Comm_Rank(MPI_Comm comm, int *rank);`

(communicator ke andar har process ko index mil jayega. aur jo global, hoga)

## (i) Blocking communication functions :- (continued)

Send has 4 modes :-

### (i) Standard

### (ii) Buffered

### (iii) Synchronous

### (iv) Rndm

We have blocking & non-blocking for for each

The buffer passed to `MPI_Send()` can be reused either because MPI saved it somewhere or because it has been received by destination.

## (ii) Non blocking functions

These functions return immediately even if the communication is

Good Write

not finished yet. You must call up MPI\_WAIT() or MPI\_TEST() to see whether the communication has finished.

20/3/24

### Unit-3 High performance Architecture

#### Instn level parallelism

- ↳ Delays in instn pipeline
- ↳ Mechanisms to tackle stalls

#### Advanced Processor Tech

clock rate, CPI  $\rightarrow$  clock/cycles per instn

- ↳ how many instns are executed per unit of time

Higher or lower clock rate?  $\rightarrow$  Higher

(CPI?  $\rightarrow$  lower)

clock rates moved from lower to higher speeds. CPI is lowered

#### Broad categorization

##### CISC

Complex instruction set computer


eg:- Intel, AMD

##### RISC $\rightarrow$ in syll.

Reduced instruction set computer

eg:- MIPS, SPARC, ARM

↳ hybrid of both CISC & RISC (not purely RISC)



Good Write

#### $\rightarrow$ Instn pipeline

- Instn cycle phases/stages
- Pipeline / Pipeline cycles
- Instn issue latency
- Instn issue rate  $\rightarrow$  execute hote hain kitni time le rha hai instn  
 ↳ ideally it is 1 (for scalar)  
 ↳ for superscalar, it is  $> 1$
- Resource conflicts
- Base scalar processor (no pipeline)  
 ↳ non-pipelined case



#### $\rightarrow$ Advanced instn pipelining

##### Superscalar

increase the depth of the pipeline to  $\uparrow$  the clock rate.

##### Superscalar

fetch (execute) more than 1 instn at one time.



Pehle fetching mein 1ms lag rha tha (suppose),

Humne 5 stages to 10 stages mein divide kr liya.  
(operations ki suboperations bana diya).

Pehle jo 1 clock cycle mein chur ho rhi thi, ab  $\frac{1}{2}$  clock cycle mein ho gi

(isliye hum iss clock rate increase kr denge)

- Here CPI  $< 1$

ek clock cycle mein zyada instns execute krte hain.

- Multiple functional units should be there in a processor.

(multiple instructions likh kr execute hoga)

Instruction 1, 2  $\rightarrow$  run 11thly  
 " 3, 4  $\rightarrow$  run 11thly

Superscalar mein zyada bade processor nhi chahiye.

Good Write




## 2.7 Methods of superscaling


- 1) ~~Statistical~~ statistically scheduled superscalar processor
- 2) ~~VLIW (Very long instruction word) processor~~
- 3) Dynamically scheduled superscalar processor

- 1) Statistically scheduled superscalar processor
  - ↳ these are compiler dependent (be coz compiler decide krnga kis order main execute krnge instrns)
  - ↳ some overhead zyada hota hai (that's why not popular)

### 2) Dynamically scheduled superscalar processor



Good Write



This is a processor with 2 execution units, one for integer and one for floating point operations.

The instrn fetch unit is capable of reading the instrn at a time & storing them in a instrn queue. In each cycle, the dispatch unit retrieves and decodes upto 2 instrns from the front of the queue. If there is one integer, one floating point instrn & no hazards both the instructions are dispatched in the same clock cycle. In this single centralized register file is used to read operands from it and write results into it by each execution unit.

### ⇒ Advantages of superscalar -

- i) It implements instruction level parallelism in a single processor through judicious
- ii) It can avoid many hazards through judicious soln & ordering of instrns.



### ⇒ Disadvantages of superscalar -

- i) Not used much in small embedded systems due to power usage
- ii) Enhances the complexity level in the designing of hardware.
- iii) Problem in scheduling can occur.

Good Write

23/3/24

VLIW (very long instr<sup>n</sup> word)



64-1024 bits

Eg- ADD R<sub>1</sub>, R<sub>2</sub>; SUB R<sub>5</sub>, R<sub>6</sub>; load l<sub>7</sub>, data  
Store R<sub>6</sub>, data; all these instrns must be independent

One VLIW instr<sup>n</sup> word encodes multiple operations which allows them to be initiated in a single clock cycle.

Eg-  $Z = Ax_1 + Bx_2 + Cx_3$

sequential

Cycles

1. Load A
2. Load  $x_1$
3. Multiply  $y_1, A, x_1$
4. Load B
5. Load  $x_2$
6. Multiply  $y_2, B, x_2$
7. Add  $y_3, y_1, y_2$
8. Load C
9. Load  $x_3$
10. Multiply  $y_1, C, x_3$
11. Add  $Z, y_1, y_3$

Good Write

VLIW

Cycle 1: load A

load  $x_1$

Cycle 2: load B

load  $x_2$

Multiply  $y_1, A, x_1$

Cycle 3: load C

load  $x_3$

Multiply  $y_2, B, x_2$

Cycle 4: Add  $y_3, y_1, y_2$

Multiply  $y_1, C, x_3$

Cycle 5: Add  $Z, y_1, y_3$

VLIW :- Juston long haggai hai but functional units ek ek ki hain.

Sequential takes 11 cycles, VLIW takes 5 cycles.

⇒ Advantages :-

- i) Dependencies are determined by compiler & used to schedule according to functional units.
- ii) Reduces hardware complexity.

⇒ Disadvantages :-


- i) Cache misses in one pipeline will force all pipelines to stall in a pure VLIW machine.
- ii) The number of instructions in a VLIW instr<sup>n</sup> word is usually fixed, so padding VLIW instr<sup>n</sup> with no operations is needed in case the full issue bandwidth is not being met.

## VLIW vs Superscalar

(i) Recording- VLIW Superscalar

- (i) Recording:
  - Easier: simple decoding
  - Complex
- (ii) Code density:
  - When instr<sup>n</sup> level 11ism is lesser, code density worsens
  - Better code density, when instr<sup>n</sup> level 11ism is less
- (iii) CPI:
  - Lower
  - Better
- (iv) Effectiveness:
  - Depends on efficiency of code compaction
  - Dynamic behaviour (depends on processor to processor)
- (v) Selecting parallelism:
  - Requires explicit coding of parallelism. However, no additional h/w or slw to detect parallelism.
  - Complex h/w design. Requires (h/w or slw) support.


⇒ Scalar data } a=5, addition, sub, multiplication, shifting  
vector data ⇒ arrays.  $a_i + b_i = c_i$



Good Write




→ Vector:- A vector is an ordered set of scalar data items, all of the same type stored in memory. Vector elements are ordered to have a fixed addressing increment b/w successive elements called stride.



# Vector instruction types:-


① Vector-vector instructions: one or two vector operands are fetched from the respective vector registers enter through a functional pipeline unit & produce results.




2 mappings:  $f_1: V_j \rightarrow V_i$  &  $f_2: V_j \times V_k \rightarrow V_i$   
eg:  $V_1 = \sin(V_2)$  eg:-  $V_3 = V_1 + V_2$

vector vector instr<sup>n</sup> → 2 types → (i) loading/storing (ii) operations

② Vector scalar instructions:




Good Write



Mapping-  $f_1: S \times V_k \rightarrow V_i$  eg:-  $2 \times [3 \ 2 \ 1]$   
 $= [6 \ 4 \ 2]$

③ Vector memory instr<sup>n</sup>:



Mapping:-  $f_4: M \rightarrow V$   
 $f_5: V \rightarrow M$

④ Vector Reduction instr<sup>n</sup>:



Mappings:-  $f_6: V_i \rightarrow S_j$  eg:- min, max, sum, mean of all elements of vector  
 $f_7: V_i \times V_j \rightarrow S_k$  eg:- Dot product

dot product:  $S = \sum_{i=1}^n a_i \times b_i$  from 2 vectors  
 $A = (a_i)$  &  $B = (b_i)$

⑤ Gather & Scatter instr<sup>n</sup>:-

Gather instr<sup>n</sup>:  $f_8: M \rightarrow V_i \times V_o$   
Scatter instr<sup>n</sup>:  $f_9: V_i \times V_o \rightarrow M$


Good Write



Effective address = Base address + Indices  
gather instr<sup>n</sup>


V<sub>0</sub> register → given values hongi ki in index pe value change.

Scatter instr<sup>n</sup>



Masking instr<sup>n</sup> - It uses a mask vector to compress/expand a vector to a shorter/longer index vector respectively.

Mapping: V<sub>0</sub> × V<sub>m</sub> → V<sub>1</sub>



jo us empty the, uske compress krliya.  
(phle vector length 12 thi, ab 7 hogye)

Vector Processing / Array processing

V = [v<sub>1</sub> ... v<sub>n</sub>] → vector length = n

c<sub>i</sub> = a<sub>i</sub> + b<sub>i</sub> simple programming

i → index int a[10], b[10], c[10];  
↳ memory address. for (i = 0; i < n; i++) {


c[i] = a[i] + b[i];

↳ fetching instr<sup>n</sup> one by one.

vector processing → c[1:10] = a[1:10] + b[1:10] → ek hi baar main kaam hogya (no need of loop)

In computing, vector processor is a CPU that implements an instr<sup>n</sup> set containing instr<sup>n</sup>s that operate on one-dimensional array of data called vector.

Vector processors have the ability to remove overhead of instr<sup>n</sup> fetch & execution in loop.



Array Processors types:-

Attached Array Processor

SIMD array processor.


Good Write



Attached  $\rightarrow$  single PE  
SIMD  $\rightarrow$  multiple PEs.


DATE: / /  
PAGE:

### Attached array processor :-




### SIMD :-

PE  
Processing  
element



ek hi time pe  $(a_1, b_1), (a_2, b_2), (a_n, b_n)$  ki addition hogayegi

$$c_i = a_i + b_i$$



	a	b	c
PE <sub>1</sub>	1	2	3
PE <sub>2</sub>	4	5	9
PE <sub>3</sub>	2	2	4

PEs mein  
simultaneously  
execute  
hogyegi

Master control unit will check which PEs are active, which are inactive

eg: vector length = 30

PEs = 60

jb VL = 30, to 30 PEs use main memory (rest ko MCU inactive kr dega)

$\rightarrow$  Masking are used to control status of each PE during the execution of vector instr<sup>n</sup>.

Good Write


2/4/24

DATE: / /  
PAGE:

### Implementation of IIP (Instr<sup>n</sup> level Parallelism)

3 types :-

#### (I) Scoreboarding :-



Multiple functional units appear as multiple execution pipelines. So the 1<sup>st</sup> units allow the instr<sup>n</sup>s to complete out of order program.

Scoreboarding keeps track of registers needed by instr<sup>n</sup>s waiting for various instr<sup>n</sup> units. It consists of 3 parts :-

- (i) Instruction status :- It has 4 steps
- (ii) Functional unit status :- 9 fields for each functional unit.
- (iii) Register result status :-

eg: Write the steps of execution with scoreboarding approach

LD F <sub>6</sub> , 34(R <sub>2</sub> )	} Given:- (LD $\rightarrow$ Load) Integer unit: 1 cycle Adder unit: 2 cycles Multiplier: 10 cycles Divide: 40 cycles
LD F <sub>2</sub> , 45(R <sub>2</sub> )	
MUL F <sub>0</sub> , F <sub>2</sub> , F <sub>4</sub>	
SUB F <sub>8</sub> , F <sub>6</sub> , F <sub>2</sub>	
DIV F <sub>10</sub> , F <sub>0</sub> , F <sub>6</sub>	
ADD F <sub>6</sub> , F <sub>8</sub> , F <sub>2</sub>	

Ans:- Instr<sup>n</sup> status

Instr <sup>n</sup>	Issue	Read operand	Execute	WB
LD	1			


Good Write



$R_j$   $R_k$   
 Pehle  $R_k$  ki value  
 fill kro ~~then~~, then  $R_j$  ko fill  
 Flags indicate  
 ng when  $F_j$  &  $F_k$   
 are available

DATE: / /  
 PAGE:

### Functional unit status



⇒ (i)

Instruction	Issue	Read operand	Execute	WB
LD $F_6, 34(R_2)$	1 ↳ 1 cycle	2	3	4

FU	Busy	Op	$F_i$	$F_j$	$F_k$	$Q_j$	$Q_k$	$R_j$	$R_k$
Integer unit	Yes	LD	$F_6$	$R_2$					Yes
MULT1									
MULT2									
ADD									
DIV									

### Register Result status

$F_0$	$F_2$	$F_4$	$F_6$	$F_8$	$F_{10}$	$F_{12}$	$F_{14}$

FU	Busy	Op	$F_i$	$F_j$	$F_k$	$Q_j$	$Q_k$	$R_j$	$R_k$
Int unit	Yes	LD	$F_2$	$R_3$					Yes

(ii) ⇒

Instruction	Issue	Read operand	Execute	WB
LD $F_2, 45(R_3)$	5	6	7	8

(iii) ⇒

Instruction	Issue	Read operand	Execute	WB
MUL $F_0, F_2, F_4$	6	9	19	20

Good Write

FU	Busy	Op	$F_i$	$F_j$	$F_k$	$Q_j$	$Q_k$	$R_j$	$R_k$
MULT1	Yes	MUL	$F_0$	$F_2$	$F_4$	$Q_{int}$		No	Yes

Abhi result  
wb nhi hua instr<sup>n</sup>(2) ka

$F_0$	$F_2$	$F_4$	$F_6$	$F_8$	$F_{10}$	$F_{12}$	$F_{14}$

(iv) ⇒

Instruction	Issue	Read operand	Execute	WB
SUB $F_8, F_6, F_2$	7 ↳ multiplier $F_2$ ka wait krsha hai ab	9-10	11	12

FU	Busy	Op	$F_i$	$F_j$	$F_k$	$Q_j$	$Q_k$	$R_j$	$R_k$
ADD	Yes	SUB	$F_8$	$F_6$	$F_2$			Int	Yes NO

(v) ⇒

Instruction	Issue	Read operand	Ex	WB
DIV $F_{10}, F_0, F_6$	8	21	61	62

for (iv) ⇒

$F_0$	$F_2$	$F_4$	$F_6$	$F_8$	$F_{10}$	$F_{12}$	$F_{14}$

when  $F_2$   
has  
completed

FU	Busy	Op	$F_i$	$F_j$	$F_k$	$Q_j$	$Q_k$	$R_j$	$R_k$
Int	Yes	LD	$F_2$	$R_3$					Yes
MULT1	Yes	MUL	$F_0$	$F_2$	$F_4$			Yes	Yes
ADD	Yes	SUB	$F_8$	$F_6$	$F_2$			Yes	Yes
DIV	Yes	DIV	$F_{10}$	$F_0$	$F_6$	MULT		No	Yes

jb tk sub poora nhi hota, tk tk add (last instr<sup>n</sup>) nhi execute  
ho skti.

(vi) ⇒

Instruction	Issue	Read operand	Ex	WB
ADD $F_6, F_8, F_2$	13	14-15	16	22

Good Write

jb tk div  $F_6$  ko read nhi krta, tk tk add  $F_6$  ko  
update nhi krskta.

FV	Busy	op	Fi	Fj	Fk	Rj	Rk
ADD	Yes	ADD	F6	F8	R	Yes	Yes

F0	F2	F4	F6	F8	F10	F12	F14
FV			Add		Div		

i. Time for all instrs = 62 cycles.

→ Register Result status (for all instrs)

F0	F2	F4	F6	F8	F10	F12	F14	instrs
FV			Int					" 2
	Int							" 3
	Mult							" 4
			ADD					" 5
			SUB					" 6
				DIV				
			ADD					

→ Limitations of scoreboarding :- → from ppt

- No forwarding
- Limited to instrs in basic clock
- No. of FUs less sometimes
- Waiting time is more