# **Computer Performance**

# 1. \*\*CPU operates on data:\*\*

- The Central Processing Unit (CPU) processes data by executing instructions. If there is no data available for processing, the CPU has to wait, leading to performance degradation.

#### 2. \*\*Typical workstation specifications:\*\*

- A typical workstation might have a CPU operating at 3.2GHz (gigahertz) clock speed. This indicates the number of cycles the CPU can execute per second.
- The memory, on the other hand, might have a clock speed of 667MHz, which is considerably slower compared to the CPU clock speed. This means that the memory can't supply data to the CPU at the same rate it can process it.

#### 3. \*\*Moore's Law:\*\*

- Moore's Law is an observation that the number of transistors in a dense integrated circuit doubles about every two years. This has historically translated into a doubling of CPU performance roughly every 18 months as transistors are packed more densely on chips or new architectures are introduced.

### 4. \*\*Memory speed vs. CPU speed:\*\*

- While CPU speed has been increasing rapidly due to Moore's Law, the speed of memory (RAM) has been increasing much more slowly in comparison. This creates a performance gap between the CPU and memory.

#### 5. \*\*Fast CPU requires fast memory:\*\*

- A fast CPU requires sufficiently fast memory to keep it supplied with data to process. If the memory cannot supply data quickly enough, the CPU may be forced to wait, reducing overall performance.

## 6. \*\*Rule of thumb for memory size:\*\*

- A rule of thumb states that the memory size in gigabytes (GB) should be roughly equal to the theoretical peak performance of the system in gigaflops (GFLOPS).
- This rule accounts for the fact that each CPU cycle (equivalent to one FLOP) typically handles one byte of data. Therefore, to sustain high-performance computing, a system needs enough memory to supply data to the CPU at a rate that matches its processing capability.

## 7. \*\*Memory requirements for FLOPS:\*\*

- According to this rule, to sustain 1 megaflop (MFLOPS) of processing power, a system would ideally need 1 megabyte (MB) of memory. Similarly, to sustain 1 gigaflop (GFLOPS), a system would need 1 gigabyte (GB) of memory.

Overall, these points highlight the importance of memory performance and size in achieving optimal system performance, especially in high-performance computing environments where

fast data access is crucial for maximizing CPU utilization. Various optimization techniques are often employed to improve memory access and overall system performance.

# **SISD**

Certainly! Let's break down the concept of SISD (Single Instruction, Single Data) processing with examples:

#### 1. \*\*Scalar Processor:\*\*

- SISD processors are also known as scalar processors because they operate on scalar data types, meaning they process one data element at a time.
- Each instruction in a SISD processor operates on a single set of operands, typically involving basic arithmetic or logical operations.

## 2. \*\*Single Instruction per Clock Cycle:\*\*

- In SISD architecture, only one instruction is executed during each clock cycle. This means that the CPU fetches, decodes, and executes one instruction at a time.
- The execution of instructions is sequential, with each instruction being completed before the next one is started.

#### 3. \*\*Characteristics:\*\*

- \*\*Single Data Stream:\*\* Only one data stream is processed as input during any given clock cycle. This means that the CPU operates on one piece of data at a time.
- \*\*Deterministic Execution:\*\* The execution of instructions follows a predictable and deterministic order. Each instruction is executed in a predefined sequence without branching or parallelism.
- \*\*Sequential Execution:\*\* Instructions are executed sequentially, one after the other, without any parallelism or concurrent processing.

#### 4. \*\*Examples:\*\*

- SISD architecture was historically the most prevalent form of computer architecture and was commonly found in early computing systems.
- Examples of SISD systems include most personal computers (PCs), single CPU workstations, and mainframe computers.
- In a typical PC, the CPU executes instructions one at a time, processing a single data stream, such as performing calculations, accessing memory, or executing program instructions in a sequential manner.

For instance, consider a basic calculator program running on a standard desktop PC. The CPU executes each arithmetic operation one at a time, such as adding two numbers or subtracting one from another. During each clock cycle, only one instruction (e.g., add, subtract) is processed, and only one set of operands (e.g., two numbers) is involved. This sequential execution of instructions and processing of data exemplify the SISD architecture.

# SISD bottleneck

Let's delve into each aspect of the SISD bottleneck and its associated concepts with real-life examples:

#### 1. \*\*Level of Parallelism is Low:\*\*

- In SISD architecture, the level of parallelism, or the ability to execute multiple instructions simultaneously, is limited. This means that only one instruction is processed at a time, leading to inefficiencies in utilizing the computational resources of the CPU.
- Real-life example: Imagine a single-lane road where vehicles can only travel in one direction at a time. Despite the potential capacity of the road, traffic flow is limited by the low level of parallelism, as vehicles must wait for the lane to clear before proceeding.

# 2. \*\*Data Dependency:\*\*

- Data dependency occurs when the result of one instruction depends on the outcome of a previous instruction. In SISD architecture, instructions are executed sequentially, and if one instruction relies on the result of another, it can lead to stalls or delays in execution.
- Real-life example: Consider a cooking recipe where each step depends on the completion of the previous step. If you need to boil water before adding pasta, you cannot proceed with cooking the pasta until the water is boiled, creating a data dependency between the steps.

## 3. \*\*Control Dependency:\*\*

- Control dependency arises when the execution of an instruction is determined by the outcome of a previous control instruction (e.g., conditional branch). In SISD architecture, control dependencies can limit instruction execution and lead to inefficiencies.
- Real-life example: Think of a traffic signal where the movement of vehicles is controlled by the signal's state. If a vehicle must wait at a red light until it turns green, the execution of its movement is control dependent on the state of the traffic signal.

### 4. \*\*Limitation Improvements:\*\*

- SISD architecture has inherent limitations in improving performance due to its sequential nature and low level of parallelism. Enhancements in performance are primarily achieved through increasing clock speeds, optimizing instruction pipelines, or enhancing the efficiency of instruction execution.
- Real-life example: Upgrading a single-core processor in a computer to a newer model with a higher clock speed and more efficient architecture can lead to incremental improvements in performance. However, significant leaps in performance may be limited by the constraints of SISD architecture.

# 5. \*\*Pipeline:\*\*

- Pipelining is a technique used to improve instruction throughput by breaking down instruction execution into multiple stages and overlapping them. Each stage performs a specific task, allowing multiple instructions to be processed concurrently.

- Real-life example: Think of an assembly line in a manufacturing plant where different workers perform specialized tasks (e.g., welding, painting) on products as they move along the line. Each worker's task represents a stage in the pipeline, and multiple products can be in different stages of assembly simultaneously, improving overall throughput.

#### 6. \*\*Super Scalar:\*\*

- Superscalar architecture allows for the simultaneous execution of multiple instructions per clock cycle by employing multiple execution units. Instructions are dynamically scheduled and dispatched to available execution units based on resource availability and dependencies.
- Real-life example: A multitasking operating system running on a modern smartphone utilizes superscalar processing to execute multiple tasks concurrently. For example, while streaming music, browsing the web, and sending messages, the CPU can simultaneously execute instructions from different applications, improving overall performance.

# 7. \*\*Super-pipeline Scalar:\*\*

- Super-pipelining extends the concept of pipelining by further dividing instruction execution into smaller stages, allowing for higher clock frequencies and increased throughput. However, it can also introduce challenges such as increased complexity and resource contention.
- Real-life example: In high-frequency trading systems used in financial markets, super-pipelining is employed to execute trading algorithms with minimal latency. By breaking down instruction execution into smaller stages and increasing clock speeds, these systems can quickly process vast amounts of market data and execute trades within microseconds.

These examples illustrate how SISD architecture and its associated concepts manifest in both computing systems and everyday scenarios, highlighting their impact on performance, efficiency, and scalability.

# **SIMD**

What you're describing is a specific type of parallel computer architecture known as SIMD, which stands for Single Instruction, Multiple Data. Let's break down each aspect of SIMD architecture:

#### 1. \*\*Single Instruction:\*\*

- In SIMD architecture, all processing units execute the same instruction simultaneously, issued by a central control unit, during any given clock cycle. This means that each processing unit performs the same operation on its respective data element in parallel.

#### 2. \*\*Multiple Data:\*\*

- Each processing unit in SIMD architecture can operate on a different data element simultaneously. These processing units are typically connected to shared memory or an

interconnection network, allowing them to access multiple data elements from memory or other sources.

### 3. \*\*Architecture Components:\*\*

- SIMD machines typically consist of an instruction dispatcher, a high-bandwidth internal network, and a large array of small-capacity instruction units. The instruction dispatcher coordinates the execution of instructions across multiple processing units, while the internal network facilitates communication and data sharing between units.

#### 4. \*\*Execution Model:\*\*

- In SIMD architecture, a single instruction is executed by different processing units on different sets of data concurrently. This enables parallel processing of large datasets, with each processing unit performing the same operation on its portion of the data.

#### 5. \*\*Applications:\*\*

- SIMD architecture is best suited for specialized problems characterized by a high degree of regularity and data parallelism. Examples include image processing, signal processing, vector computation, and simulations where the same operation needs to be applied to a large number of data elements simultaneously.

#### 6. \*\*Synchronous and Deterministic Execution:\*\*

- SIMD machines typically execute instructions in a synchronous (lockstep) manner, meaning that all processing units advance to the next instruction together at each clock cycle. This ensures deterministic behavior and simplifies programming and debugging.

#### Example:

- Consider an image processing application running on a SIMD architecture. Each pixel of the image can be represented as a data element, and the same image processing operation (e.g., edge detection, blur) can be applied to each pixel simultaneously by different processing units. This parallel processing enables faster execution of the image processing task compared to sequential processing on a single processor.

In summary, SIMD architecture offers a highly parallel execution model where multiple processing units operate on different data elements simultaneously, under the control of a central instruction dispatcher. This architecture is well-suited for tasks with regular data parallelism and can achieve significant speedup for applications that can be parallelized effectively.

# **Temporal Parallelism**

Temporal parallelism refers to the exploitation of parallelism within a single task or process over time, often achieved through techniques like pipelining. While temporal parallelism can be a powerful means of increasing performance, it also presents several challenges that need to be addressed:

## 1. \*\*Synchronization:\*\*

- Synchronization refers to the coordination of different stages or tasks within a pipeline to ensure correct execution. Ensuring that stages complete their operations at the right time and in the correct order can be challenging and may require mechanisms such as locks, barriers, or signals.

#### 2. \*\*Bubbles in Pipeline:\*\*

- Bubbles occur in a pipeline when one or more stages are idle or stalled due to dependencies, resource contention, or other factors. Bubbles reduce pipeline efficiency and throughput, leading to performance degradation. Minimizing bubbles often requires careful pipeline design and optimization.

#### 3. \*\*Fault Tolerance:\*\*

- Temporal parallelism can be vulnerable to faults or errors that disrupt the pipeline's operation, such as hardware failures, data corruption, or environmental disturbances. Ensuring fault tolerance often involves implementing error detection, correction, and recovery mechanisms to maintain system reliability and availability.

#### 4. \*\*Inter-Task Communication:\*\*

- In pipelined systems or other temporally parallel architectures, communication between different tasks or stages can be challenging. Coordinating data transfer, synchronization, and control between tasks requires efficient communication mechanisms and may introduce overhead or latency.

#### 5. \*\*Scalability:\*\*

- As the complexity and size of pipelined systems increase, scalability becomes a concern. Scaling a pipeline to accommodate larger datasets, more stages, or higher processing rates without sacrificing performance or efficiency requires careful design and optimization.

Despite these challenges, temporal parallelism remains an effective technique for leveraging parallelism in various computing tasks:

- \*\*Ease of Perception:\*\* Temporal parallelism is relatively easy to conceptualize and apply in many computing tasks, making it a natural choice for improving performance in diverse applications.
- \*\*Pipelining in Processor Design:\*\* Pipelining is a common technique used in modern processor design to increase instruction throughput and overall performance. By breaking down instruction execution into multiple stages and overlapping them, pipelining enables faster execution of instructions and better utilization of hardware resources.
- \*\*Vector Supercomputers:\*\* Vector supercomputers, such as those built by CRAY, relied heavily on temporal parallelism to achieve high performance. These systems used vector

processing units and pipelined architectures to execute multiple operations concurrently, enabling them to perform complex computations at remarkable speeds.

In summary, while temporal parallelism offers significant benefits for improving performance, it also presents challenges related to synchronization, pipeline efficiency, fault tolerance, communication, and scalability. Addressing these challenges requires careful design, optimization, and the implementation of appropriate techniques and mechanisms.

# **Locality of Reference**

The concept of locality of references is crucial in computer architecture and performance optimization. It refers to the tendency of a processor or program to access certain memory locations or instructions more frequently than others. There are two main types of locality: spatial locality and temporal locality.

# 1. \*\*Spatial Locality:\*\*

- Spatial locality refers to the tendency of a processor to access memory locations that are close to each other in physical memory.
- Example: If a processor accesses memory location `x` at a particular time, it is likely to access nearby memory locations `x + delta\_x` in subsequent accesses. This could be due to the sequential nature of program execution, where instructions or data are stored contiguously in memory.
- Spatial locality is exploited in various techniques such as caching, where frequently accessed data is stored in a small, fast memory (cache) located closer to the processor, reducing the need to access slower main memory.

#### 2. \*\*Temporal Locality:\*\*

- Temporal locality refers to the tendency of a processor to access the same memory locations or instructions repeatedly over a short period of time.
- Example: If a processor executes an instruction at time `t`, it is likely to execute a nearby or adjacent instruction at `t + delta\_t` in the future. Similarly, if it accesses memory location `x` at time `t`, it is likely to access the same location again at `t + delta\_t`.
- Temporal locality is exploited in techniques like instruction and data caching, where recently accessed instructions or data are retained in the cache for quick access in the near future.

These principles of locality of references are fundamental to various performance optimization techniques in computer architecture:

- \*\*Pipelining:\*\* Pipelining breaks down the execution of instructions into multiple stages, allowing different stages of different instructions to overlap in time. Locality of references ensures that the next instruction or data needed for processing is likely to be available in the pipeline, reducing stalls and improving throughput.

- \*\*Caching:\*\* Caching relies heavily on exploiting both spatial and temporal locality. By storing frequently accessed data or instructions in a small, fast cache memory, caching reduces the latency of memory accesses and improves overall system performance.

Overall, understanding and leveraging the principles of spatial and temporal locality of references are essential for designing efficient computer systems and optimizing performance in various computing tasks.

# **PRAM**

The Parallel Random Access Machine (PRAM) model is a theoretical framework used to analyze and design parallel algorithms. It abstracts parallel computation by representing multiple processors accessing shared memory simultaneously. The PRAM model can be categorized based on how simultaneous memory accesses are handled:

- 1. \*\*Exclusive Read Exclusive Write (EREW) PRAM:\*\*
- In an EREW PRAM, every access to a memory location (read or write) has to be exclusive, meaning that only one processor can access a particular memory location at a time.
- Example: Consider a scenario where multiple processors need to compute the sum of elements in an array stored in shared memory. In an EREW PRAM, each processor would exclusively read elements from the array, and only one processor at a time would be allowed to update the sum.
- 2. \*\*Concurrent Read Exclusive Write (CREW) PRAM:\*\*
- In a CREW PRAM, only write operations to a memory location are exclusive, meaning that multiple processors can read from the same memory location simultaneously, but only one processor can write to it at a time.
- Example: Suppose multiple processors are computing the maximum value of an array stored in shared memory. In a CREW PRAM, all processors can concurrently read elements from the array to compare them, but only one processor at a time would be allowed to update the maximum value.
- 3. \*\*Exclusive Read Concurrent Write (ERCW) PRAM:\*\*
- In an ERCW PRAM, multiple processors can concurrently write into the same memory location, but read operations are exclusive.
- Example: Imagine a scenario where multiple processors are updating different elements of an array stored in shared memory. In an ERCW PRAM, processors can simultaneously write to different elements of the array, but only one processor at a time would be allowed to read from any particular element.
- 4. \*\*Concurrent Read Concurrent Write (CRCW) PRAM:\*\*
- In a CRCW PRAM, both multiple read and multiple write operations to a memory location are allowed simultaneously.
- Example: Consider a scenario where multiple processors are sorting an array stored in shared memory using parallel sorting algorithms. In a CRCW PRAM, all processors can

simultaneously read elements from the array to perform comparisons, and multiple processors can write to different elements of the array simultaneously during the sorting process.

These categories of the PRAM model provide different levels of concurrency and synchronization among processors accessing shared memory. Each category has its advantages and limitations, and the choice of PRAM model depends on the specific requirements and characteristics of the parallel algorithm being analyzed or implemented.

# **TYPES**

Certainly! Let's break down each method of implementing the PRAM model in easy-to-understand terms with examples:

## 1. \*\*Shared Memory Model:\*\*

- In the shared memory model, multiple processors or threads access a common, shared memory space. Each processor can read from and write to this shared memory directly.
- Example: Imagine a classroom where students are working together on a group project. The classroom represents the shared memory space, and each student represents a processor. They can access the same materials (memory) on the desks (shared memory) to collaborate on the project.

# 2. \*\*Message Passing Model:\*\*

- In the message passing model, processors communicate by sending messages to each other through a communication network. Processors do not share memory directly but exchange information through messages.
- Example: Think of a group of friends planning a weekend trip. Each friend represents a processor, and they communicate by sending text messages to each other. They coordinate the details of the trip (data) by exchanging messages through their phones (communication network).

#### 3. \*\*Data Parallel Model:\*\*

- In the data parallel model, computation is divided into independent tasks that operate on different pieces of data simultaneously. Each processor executes the same operation on different data elements in parallel.
- Example: Consider a team of workers harvesting crops in a field. Each worker represents a processor, and they all perform the same task (e.g., picking fruits) simultaneously but on different parts of the field (data). By working together in parallel, they can harvest the entire field more efficiently.

In summary, the shared memory model allows processors to access a common memory space directly, the message passing model facilitates communication between processors through messages, and the data parallel model divides computation into independent tasks that operate on different data elements simultaneously. Each model has its advantages and is suitable for

different types of parallel computing tasks, depending on factors such as communication overhead, memory access patterns, and data dependencies.