

23/2/24

DATE: / /
PAGE:


Thread safety :-
It refers to an application's ability to execute multiple threads simultaneously without cluttering shared data or creating race condition while accessing shared global memory.

Limitations of threads :-
Because of threads, a program that runs fine on one platform may fail or produce wrong results on another platform. eg:-
The maximum no. of threads permitted and the default thread stacksize are two important limits to consider when designing your program.

⇒ SPMD Mode (Single Program Multiple data model)

It is a special case of MIMD model.

Tasks are split up and run simultaneously on multiple processors with different inputs in order to obtain results faster.



SIMD v/s SPMD → on your own

Execution process :-

The program is written once but replicated many times with each processing element executing the same program but with different data elements. The processing elements (PE) operate independently of each other and can execute conditional branches or loops differently depending on their assigned data elements.


Good Write

DATE: / /
PAGE:

for (i=0; i11) {


c[i] = A[i] + B[i]

}



SPMD :- for (i=0; i3) (4;7) (8;11)

(for loop ke parts mein divide krunga)



Applications :- used where there is massive data processing
Vector multiplication, weather forecasting, scientific simulation,

Advantages

(i) Locality - Data locality is essential to achieving good performance on large scale machines where communication across the network is very expensive.

(ii) Structured parallelism :- The set of threads is fixed throughout computation. It is easier for compiler to reason about SPMD code resulting in more efficient program analysis than in other models.

(iii) Simple runtime implementation :- It has a local view of execution and parallelism is exposed directly to the users. Compilers and runtime systems require less effort to implement than any other MIMD model.

Good Write

Disadvantages

- (i) SPMD is a flat model which makes it difficult to write hierarchical code such as divide and conquer algorithms as well as programs optimized for hierarchical machines.

⇒ MPI (Message Passing Interface)

It is an application program interface that defines a model of parallel computing where each parallel process has its own local memory and data must be explicitly shared by passing messages between processes.

MPI communication functions:-

(i) Blocking communication functions

Blocking communications are routines where the completion of the call is dependent on certain events.

`MPI_Send(void *buf, int count, MPI_Datatype datatype, int dest, int tag, MPI_Comm comm)`

`MPI_Recv(void *buf, int count, MPI_Datatype datatype, int source, int tag, MPI_Comm comm, MPI_Status *status)`

For sends, the data must be successfully sent or safely copied to system buffer space and for receives, the data must be safely stored in the receive buffer.

19/3/24

- (a) • Communication domain :- All the processes running on different CPUs that are going to communicate with one another.

- (b) • Stored in communicator → jo bhi process use krke koi data store krta hai

- (c) • Communicator type: `MPI_Comm`

Good Write

- (d) • Pre-defined default communicator: `MPI_COMM_WORLD`
This is global. (sb process^{ka} access krta hai)

4 functions when using MPI

(i) Setup (initialize)

`int MPI_Init(int *argc, char ***argv);`

(ii) Tear down

`int MPI_Finalize();`

This allows MPI to turn off all the communication channels.

(iii) Total processes

`int MPI_Comm_Size(MPI_Comm comm, int *size);`

(iv) Local processing index

`int MPI_Comm_Rank(MPI_Comm comm, int *rank);`

(communicator ke andar har process ko index mil jayega. aur jo global, hoga)

(i) Blocking communication functions :- (continued)

Send has 4 modes :-

(i) Standard

(ii) Buffered

(iii) Synchronous

(iv) Rndy

We have blocking & non-blocking for for each

The buffer passed to `MPI_Send()` can be reused either because MPI saved it somewhere or because it has been received by destination.

(ii) Non blocking functions

These functions return immediately even if the communication is

Good Write

not finished yet. You must call up MPI_WAIT() or MPI_TEST() to see whether the communication has finished.

20/3/24

Unit-3 High performance Architecture

Instn level parallelism

- ↳ Delays in instn pipeline
- ↳ Mechanisms to tackle stalls

Advanced Processor Tech

clock rate, CPI \rightarrow clock/cycles per instn

- ↳ how many instns are executed per unit of time

Higher or lower clock rate? \rightarrow Higher

(CPI? \rightarrow lower)

clock rates moved from lower to higher speeds. CPI is lowered

Broad categorization

CISC

Complex instruction set computer


eg:- Intel, AMD

RISC \rightarrow in syll.

Reduced instruction set computer

eg:- MIPS, SPARC, ARM

↳ hybrid of both CISC & RISC (not purely RISC)



Good Write

Instn pipeline

- Instn cycle phases/stages
- Pipeline / Pipeline cycles
- Instn issue latency
- Instn issue rate \rightarrow execute hote hain kitni time le rha hai instn
 - ↳ ideally it is 1 (for scalar)
 - ↳ for superscalar, it is > 1
- Resource conflicts
- Base scalar processor (no pipeline)
 - ↳ non-pipelined case



Advanced instn pipelining

Superscalar

increase the depth of the pipeline to \uparrow the clock rate.

Superscalar

fetch (execute) more than 1 instn at one time.



Pehle fetching mein 1ms lag rha tha (suppose),

Humne 5 stages to 10 stages mein divide kr liya.
(operations ki suboperations bana diya).

Pehle jo 1 clock cycle mein chur ho rhi thi, ab 1/2 clock cycle mein ho gi

(isliye hum iss clock rate increase kr dienge)

- Here CPI < 1

ek clock cycle mein zyada instns execute krte hain.

- Multiple functional units should be there in a processor.

(multiple instructions likh kr execute hoga)

Instruction 1, 2 \rightarrow run 11thly
" 3, 4 \rightarrow run 11thly

Superscalar mein zyada bade processor nhi chahiye.

Good Write

2.3 Methods of superscaling

- 2) Methods of superscaling
- 1) Statistical scheduled superscalar processor
- 2) VLM (Very long instruction word) processor
- 3) Dynamically scheduled superscalar processor

- 1) statistically scheduled superscalar processor
↳ these are compiler dependent (bez compiler decide krnge kya order main execute krnge instrns)
↳ some overhead zyada hota hai (that's why not popular)


2) Dynamically scheduled superscalar processor

The diagram illustrates the data path of a processor. It starts with 'Instruction memory' which 'contains set of instr's'. This feeds into an 'Instr'n cache', then to a 'Decoder'. The 'Decoder' is connected to a 'Register file' and a 'Register buffer'. Below the decoder are several functional units: 'Branch', 'ALU', 'Shifter', 'Load', and 'Store'. These units are connected to a 'Reservation station' (RS) which is responsible for 'book keeping of all your functional units'. The output of the functional units goes to a 'Floating point unit' (labeled 'FPU' in the diagram) which 'takes the same integer unit's output'. The final output goes to 'Memory spaces' (M1, M2, M3) via registers R1, R2, and R3. The diagram also shows 'Add' and 'Rs' blocks at the bottom.

```

graph TD
    IM[Instr'n memory] -- contains set of instr's --> IC[Instr'n cache]
    IC --> D[Decoder]
    D --> RF[Register file]
    D --> RB[Register buffer]
    D --> B[Branch]
    D --> ALU[ALU]
    D --> S[Shifter]
    D --> L[Load]
    D --> ST[Store]
    B --> RS[Reservation station]
    ALU --> RS
    S --> RS
    L --> RS
    ST --> RS
    RS --> FPU[Floating point unit]
    FPU -- takes the same integer unit's output --> M1[M1]
    FPU -- takes the same integer unit's output --> M2[M2]
    FPU -- takes the same integer unit's output --> M3[M3]
    M1 --> R1[R1]
    M2 --> R2[R2]
    M3 --> R3[R3]
    R1 --> Add[Add]
    R2 --> Add
    R3 --> Add
    Add --> Rs[Rs]
  
```

load, store \rightarrow memory pe hote hai
basic operations \rightarrow occur on registers.



This is a processor with 2 execution units, one for integers and one for floating point operations.

The instrⁿ fetch unit is capable of reading the instrⁿ at a time & storing them in a instrⁿ queue. In each cycle, the dispatch unit retrieves and decodes upto 2 instrⁿs from the front of the queue. If there is one integer, one floating point instrⁿ & no hazards both the instructions are dispatched in the same clock cycle. In this single centralized register file is used to read operands from it and write results into it by each execution unit.



⇒ Advantages of superscalar :-

- i) It implements instruction level parallelism in a single processor.
~~through judicious~~
- ii) It can avoid many hazards through judicious sched. & ordering of instr^s.

⇒ Disadvantages of supercalar :-

- i) Not used much in small embedded systems due to power usage.
- ii) Increases the complexity level in the designing of hardware.
- iii) Problem in scheduling can occur.

23/3/24

 (SP) DATE: / /
 PAGE:
VLIW (very long instrⁿ word)

64-1024 bits

Eg: ADD R₁, R₂; SUB R₅, R₆; load l₇, data
 Store R₈, data;

all these instrns must be independent

One VLIW instrⁿ word encodes multiple operations which allows them to be initiated in a single clock cycle.

Eg:- $Z = Ax_1 + Bx_2 + Cx_3$

sequential

cycles

1. Load A
2. Load x_1
3. Multiply y_1, A, x_1
4. Load B
5. Load x_2
6. Multiply y_2, B, x_2
7. Add y_3, y_1, y_2
8. Load C
9. Load x_3
10. Multiply y_1, C, x_3
11. Add Z, y_1, y_3

Good Write

VLIW

Cycle 1: load A

load x_1

Cycle 2: load B

load x_2 Multiply y_1, A, x_1

Cycle 3: load C

load x_3 Multiply y_2, B, x_2 Cycle 4: Add y_3, y_1, y_2 Multiply y_1, C, x_3 Cycle 5: Add Z, y_1, y_3
 VLIW: Just a long happy hai but functional units.
 ok ok lol hain.

 (SP) DATE: / /
 PAGE:

Sequential takes 11 cycles, VLIW takes 5 cycles.

⇒ Advantages:-

- i) Dependencies are determined by compiler & used to schedule according to functional units.
- ii) Reduces hardware complexity.

⇒ Disadvantages:-

- i) Cache misses in one pipeline will force all pipelines to stall in a pure VLIW machine.
- ii) The number of instructions in a VLIW instrⁿ word is usually fixed, so padding VLIW instrⁿ with no operations is needed in case the full issue bandwidth is not being met.

⑧ VLIW vs Superscalar


(i) Recording-

VLIW

Superscalar


- | | | |
|----------------------------|---|--|
| (i) Recording: | • Easier: simple decoding | • Complex |
| (ii) Code density: | • When instr ⁿ level 11ism is lesser, code density worsens | • Better code density, when instr ⁿ level 11ism is less |
| (iii) CPI: | • Lower | • Better |
| (iv) Effectiveness: | • Depends on efficiency of code compaction | • Dynamic behaviour (depends on processor to processor) |
| (v) Detecting parallelism: | • Requires explicit coding of parallelism. However, no additional h/w or slw to detect parallelism. | • Complex h/w design. Requires (h/w or slw) support. |

⇒ Scalar data } $a=5$, addition, sub, multiplication, shifting
 vector data ⇒ arrays. $a_i + b_i = c_i$




Good Write

→ Vector:- A vector is an ordered set of scalar data items, all of the same type stored in memory. Vector elements are ordered to have a fixed addressing increment b/w successive elements called stride.



Vector instruction types:-


① Vector-vector instructions: one or two vector operands are fetched from the respective vector registers enter through a functional pipeline unit & produce results.




2 mappings: $f_1: V_j \rightarrow V_i$ & $f_2: V_j \times V_k \rightarrow V_i$
eg: $V_1 = \sin(V_2)$ eg:- $V_3 = V_1 + V_2$

vector vector instrⁿ → 2 types → (i) loading/storing (ii) operations

② Vector scalar instructions:




Good Write



Mapping: $f_1: S \times V_k \rightarrow V_i$ eg:- $2 \times [3 \ 2 \ 1]$
 $= [6 \ 4 \ 2]$

③ Vector memory instrⁿ:



Mapping:- $f_4: M \rightarrow V$
 $f_5: V \rightarrow M$

④ Vector Reduction instrⁿ:



Mappings:- $f_6: V_i \rightarrow S_j$ eg:- min, max, sum, mean of all elements of vector
 $f_7: V_i \times V_j \rightarrow S_k$ eg:- Dot product

dot product: $S = \sum_{i=1}^n a_i \times b_i$ from 2 vectors
 $A = (a_i)$ & $B = (b_i)$

⑤ Gather & Scatter instrⁿ:-

Gather instrⁿ: $f_8: M \rightarrow V_i \times V_o$
Scatter instrⁿ: $f_9: V_i \times V_o \rightarrow M$


Good Write



Effective address = Base address + Indices
gather instrⁿ

V₀ register → girna values hangai ki in index pe value change.

Scatter instrⁿ



Masking instrⁿ - It uses a mask vector to compress/expand a vector to a shorter/longer index vector respectively.

Mapping: V₀ x V_m → V₁

V ₀ reg (tested)	V ₁ reg (results)
00	01
01	03
02	04
03	07
04	08
05	09
06	11
07	
08	
09	
10	
11	

data not there
data present

00 pe no value of the data is present

Good Write

jo us empty the, uske compress kr diya.
(phle vector length 12 thi, ab 7 hogayi)

#

Vector Processing / Array processing

V = [v₁ ... v_n] → vector length = n

c_i = a_i + b_i simple programming

i → index int a[10], b[10], c[10];
↳ memory address. for (i = 0; i < n; i++) {

c[i] = a[i] + b[i];

↳ fetching instrⁿ one by one.

vector processing → c[1:10] = a[1:10] + b[1:10] → ek hi baar main kaam hogya (no need of loop)

In computing, vector processor is a CPU that implements an instrⁿ set containing instrⁿs that operate on one-dimensional array of data called vector.

Vector processors have the ability to remove overhead of instrⁿ fetch & execution in loop.

operation code	Base address (source 1)	Base address (source 2)	Base address (destination)	vector length
ADD	A	B	C	10

⇒ Array Processors types:-

Attached Array Processor

SIMD array processor.


Good Write

vector length = 7

Attached \rightarrow single PE
SIMD \rightarrow multiple PEs.

DATE: / /
PAGE:


Attached array processor :-



•


SIMD :-

PE
Processing
element



ek hi time pe $(a_1, b_1), (a_2, b_2), \dots, (a_n, b_n)$ ki addition hogayegi

$$c_i = a_i + b_i$$



	a	b	c
PE ₁	1	2	3
PE ₂	4	5	9
PE ₃	2	2	4

PEs mein
simultaneously
execute
hogyegi

Master control unit will check which PEs are active, which are inactive

eg:- vector length = 30

PEs = 60

jb VL = 30, to 30 PEs use main memory (rest ko MCU inactive kr dega)

\rightarrow Masking are used to control status of each PE during the execution of vector instrⁿ.

Good Write


2/4/24

DATE: / /
PAGE:

Implementation of IIP (Instruction level Parallelism)

3 types :-

(I) Scoreboarding :-



Multiple functional units appear as multiple execution pipelines. So the 1st units allow the instrⁿs to complete out of order program.

Scoreboarding keeps track of registers needed by instrⁿs waiting for various instrⁿ units. It consists of 3 parts :-

- Instruction status :- It has 4 steps
- Functional unit status :- 9 fields for each functional unit.
- Register result status :-

eg:- Write the steps of execution with scoreboarding approach

LD F ₆ , 34(R ₂)	} Given:- (LD \rightarrow Load)
LD F ₂ , 45(R ₂)	
MUL F ₀ , F ₂ , F ₄	
SUB F ₈ , F ₆ , F ₂	
DIV F ₁₀ , F ₀ , F ₆	
ADD F ₆ , F ₈ , F ₂	

Integer unit : 1 cycle
Adder unit : 2 cycles
Multiplier : 10 cycles
Divide : 40 cycles

Ans:- Instrⁿ status


Instr ⁿ	Issue	Read operand	Execute	WB
LD	1			

Good Write

R_j R_k
 Pehle R_k ki value
 fill kro ~~then~~, then R_j ko fill
 Flags indicate
 ng when R_j & R_k
 are available

DATE: / /
 PAGE:

Functional unit status



⇒ (i)

Instruction	Issue	Read operand	Execute	WB
LD $F_6, 34(R_2)$	1 ↳ 1 cycle	2	3	4

4 cycles ← main complete
magi

FU	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer unit	Yes	LD	F_6	R_2					Yes
MULT1									
MULT2									
ADD									
DIV									

Register Result status

F0	F2	F4	F6	F8	F10	F12	F14
FU							

⇒ (ii)

Instruction	Issue	Read operand	Execute	WB
LD $F_2, 45(R_0)$	5	6	7	8

FU	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int unit	Yes	LD	F_2	R_0					Yes

⇒ (iii)

Instruction	Issue	Read operand	Execute	WB
MUL F_0, F_2, F_4	6	9	19	20

Good Write

FU	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
MULT1	Yes	MUL	F_0	F_2	F_4	Q_{int}		No	Yes

Abhi the result
wb nhi hua instrⁿ(2) ka

F0	F2	F4	F6	F8	F10	F12	F14
FU							

⇒ (iv)

Instruction	Issue	Read operand	Execute	WB
SUB F_8, F_6, F_2	7 ↳ multiplier F_2 ka wait krsha hai ab	9-10	11	12

we will
use
address
for
this

FU	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
ADD	Yes	SUB	F_8	F_6	F_2			Int	Yes NO

Ab F_2
ka wait
krega

⇒ (v)

Instruction	Issue	Read operand	Ex	WB
DIV F_{10}, F_0, F_6	8	21	61	62

for ⇒ (iv)

F0	F2	F4	F6	F8	F10	F12	F14
MULT1							

when F_2
has
completed

FU	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int	Yes	LD	F_2		R_0				Yes
MULT1	Yes	MUL	F_0	F_2	F_4			Yes	Yes
ADD	Yes	SUB	F_8	F_6	F_2			Yes	Yes
DIV	Yes	DIV	F_{10}	F_0	F_6	MULT		No	Yes

jb the sub poora nhi hota, to the add (last instrⁿ) nhi execute
ho skti.

⇒ (vi)

Instruction	Issue	Read operand	Ex	WB
ADD F_6, F_8, F_2	13	14-15	16	22

Good Write

jb the div F_6 ko read nhi krta, to the add F_6 ko
update nhi krskta.

FV	Busy	op	Fi	Fj	Fk	Rj	Rk
ADD	Yes	ADD	F6	F8	R	Yes	Yes

F0	F2	F4	F6	F8	F10	F12	F14
FV			Add		Div		

i. Time for all instrns = 62 cycles.

→ Register Result status (for all instrns)

F0	F2	F4	F6	F8	F10	F12	F14	instrns
FV			Int					" 2
	Int							" 3
	Mult							" 4
			ADD					" 5
			SUB					" 6
				Div				
			ADD					

→ Limitations of scoreboarding :- → from ppt

- No forwarding
- Limited to instrns in basic clock
- No. of FVs increases sometimes
- Waiting time is more

→ Limitations of scoreboarding :- → from ppt.

- No forwarding
- Limited to instructions in basic block
- No. of FUs too sometimes
- Waiting time is more

1/24

⑧

Multiprocessing vs Parallel processing

↳ multiple CPU cores

↳ usually have only one OS.

↳ does multiple jobs at same time

↳ can have different OS of diff. CPUs.


↳ instructions from same job at same time (tasks)

Multiprocessing ↙

Symmetric

→ Asymmetric


Symmetric



DATE: / /
PAGE:


Multiprocessor is a computer with more than one CPU, each share bus, main memory & peripherals in order to simultaneously execute programs.
also called Tightly coupled systems.

⇒ Symmetric multiprocessor :- In this, each processor runs on identical copy of OS & these copies communicate with each other.



⇒ Asymmetric :-

not on sym bus



⇒ Advantages of symmetric :-

- (i) Increased throughput → time taken to do job decreases, throughput ↑
- (ii) Reliability :- If a processor fails, whole system does not fail.
- (iii) Performance :- It is higher
- (iv) Programming & executing code → Program har ek processor pe run ho sakti hai (bec they are all identical)
- (v) Multiple processors :- If task takes too long, multiple processors can be added to speed up.

⇒ Disadvantages of symmetric :-

- (i) Memory expense :- bec all processors share common memory, main memory should be large enough.
- (ii) compatibility :- OS, programs/applications need to support the architecture.
- (iii) complicated OS :- ^{handle kr} bec ek hi OS ko sb chizo ko manage krna hai.
(The OS manages all the processors in an SMP system. This means the design and mgmt. of OS can be complex, as the OS needs to handle all the available processors, while operating in resource-intensive computing environment.
- (iv) Limit on processor count :-
- (v) Risk of bottlenecks → if not managed properly, bec memory is shared.