

220716  
b7

Total No. of Page: 3	Roll No. ....
END SEMESTER EXAMINATION - APR - MAY 2022 R. TECH. - 6 <sup>th</sup> Sem	
Course Code: COCSC18, CACSC20 ✓	Course Title: High Performance Computing
Time: 3.0 Hours	Max. Marks: 40
<p>Note: Attempt all the five questions. Missing data / information if any, may be suitably assumed &amp; mentioned in the answer. All questions are of equal marks.</p>	

Q. No.	Question	Marks	CO
--------	----------	-------	----

Q1	Attempt any 2 parts of the following.																	
1a	<p>Explain temporal and data parallelism with suitable example. In addition, consider the execution of an object code with <math>2 \times 10^5</math> instructions on a 400 Mhz processor. The program consists of four major types of instructions. The instruction mix and the number of cycles [CPI] needed for each instruction type are given below based on the result of a program trace experiment:</p> <table border="1"> <thead> <tr> <th>Instruction type</th> <th>CPI</th> <th>Instruction mix</th> </tr> </thead> <tbody> <tr> <td>Arithmetic and logic</td> <td>1</td> <td>60%</td> </tr> <tr> <td>Load/store with cache hit</td> <td>2</td> <td>18%</td> </tr> <tr> <td>Branch</td> <td>4</td> <td>12%</td> </tr> <tr> <td>Memory reference with cache miss</td> <td>3</td> <td>10%</td> </tr> </tbody> </table> <p>(a) Calculate the average CPI when the program is executed on a uniprocessor with the above trace results. (b) Calculate the corresponding MIPS rate based on the CPI obtained in part (a).</p>	Instruction type	CPI	Instruction mix	Arithmetic and logic	1	60%	Load/store with cache hit	2	18%	Branch	4	12%	Memory reference with cache miss	3	10%	4	CO1
Instruction type	CPI	Instruction mix																
Arithmetic and logic	1	60%																
Load/store with cache hit	2	18%																
Branch	4	12%																
Memory reference with cache miss	3	10%																
1b	Characterize the architectural operations of SIMD and MIMD computers. Distinguish between multiprocessors and multicomputers based on their structures, resource sharing, and interprocessor communications. Also, explain the differences among UMA, NUMA, COMA, and NORMA computers	4	CO1															
1c	Compare the PRAM models with physical models of real parallel computers in each of the following categories: (a) Which PRAM variant can best model SIMD machines and how? (b) Repeat the question in part (a) for shared memory MIMD machines.	4	CO2															
Q2	Attempt any 2 parts of the following.																	
2a	Develop two algorithms for fast multiplication of two $n \times n$ matrices with a system of $p$ processors, where $1 \leq p \leq n^2/\log n$ . Choose an appropriate PRAM machine model to prove that the matrix multiplication can be done in $T = O(n^3/p)$ time. (a) Prove that $T = O(n^2)$ if $p = n$ . The corresponding algorithm must be shown (b) Show the parallel algorithm with $T = O(n)$ if $p = n^2$	4	CO2															
2b	Write the pseudocode of adding all elements of an array using $p=$ process in shared memory computer.	4	CO3															

2c	Write the pseudocode for addition of an array using Single Program multiple data (SPMD) message passing model.	4	CO3										
Q3	Attempt any 2 parts of the following.												
3a	<p>Explain all types of delays in pipeline execution. Determine the time taken with and without pipelining during the loss of speedup due to resource non-availability. Further, use the following code fragment:</p> <pre> Loop: LD R1,0(R2) load R1 from address 0+R2       DADDI R1, R1, #1 R1=R1+1       SD R1, 0, (R2) store R1 at address 0+R2       DADDI R2, R2, #4 R2=R2+4       DSUB R4, R3, R2 R4=R3-R2       BNEZ R4, Loop branch to Loop if R4!=0     </pre> <p>Data hazards are caused by data dependences in the code. Whether a dependency causes a hazard depends on the machine implementation (i.e., number of pipeline stages). List all of the data dependences in the code above. Record the register, source instruction, and destination instruction.</p>	4	CO4										
3b	Explain data flow steps while executing an instruction. In addition, draw consolidated data flow showing all the steps in instruction execution in detail?	4	CO4										
3c	<p>Explain the concept of delay, locking and out-of-order completion in detail using diagrams or examples. The following assembly code is to be executed in a three-stage pipelined processor with hazard detection and resolution in each stage. The stages are instruction fetch, operand fetch (one or more as required), and execution [including a write-back operation]. Explain all possible hazards in the execution of the code.</p> <table border="1"> <thead> <tr> <th>Inc R0</th> <th>/R0 ← (R0) + 1</th> </tr> </thead> <tbody> <tr> <td>Mul ACC, R0</td> <td>/ACC ← (ACC) × (R0)</td> </tr> <tr> <td>Store R1, ACC</td> <td>/R1 ← (ACC)/</td> </tr> <tr> <td>Add ACC, R0</td> <td>/ACC ← (ACC) + (R0)</td> </tr> <tr> <td>Store M, ACC</td> <td>/M ← (ACC)</td> </tr> </tbody> </table>	Inc R0	/R0 ← (R0) + 1	Mul ACC, R0	/ACC ← (ACC) × (R0)	Store R1, ACC	/R1 ← (ACC)/	Add ACC, R0	/ACC ← (ACC) + (R0)	Store M, ACC	/M ← (ACC)	4	CO3
Inc R0	/R0 ← (R0) + 1												
Mul ACC, R0	/ACC ← (ACC) × (R0)												
Store R1, ACC	/R1 ← (ACC)/												
Add ACC, R0	/ACC ← (ACC) + (R0)												
Store M, ACC	/M ← (ACC)												
Q4	Attempt any 2 parts of the following.												
4a	<p>Why does a cache read, write miss happen? Explain all the possible reasons for a single processor system? You have an L1 data cache, L2 cache, and main memory. The hit rates and hit times for each are: 50% hit rate, 2 cycle hit time to L1, 70% hit rate, 15 cycle hit time to L2, 100% hit rate, 200 cycle hit time to main memory. A) What fraction of accesses are serviced from L2? From main memory? B) What is the miss rate and miss time for the L2 cache? C) What is the miss rate and miss time for the L1 cache?</p>	4	CO3										
4b	Explain two major relaxed consistency models in detail. Describe what happens in the MESI protocol (bus traffic, state changes) if a processor experiences: 1. a local read miss, while another cache holds a copy in exclusive state 2. a local read miss, while another cache has a copy in modified state 3. a local write hit, while the cacheline is in modified state 4. a local write hit, while the cacheline is in exclusive state 5. a local write hit, while the cacheline is in shared state in several caches	4	CO4										
4c	Explain shared bus multiprocessor with write buffers in detail with the help of a diagram. Consider the following sequence of operations by two processors for a block that starts at address B. Determine the state of that block in the caches of both the processors after each	4	CO5										

(10)

operation in the sequence for the MOESI protocol. Both caches are initially empty and all lines are in the I state. The table below is provided to help organize your answer.

No.	Operation	MOESI	
		P1	P2
1	P1 reads B		I
2	P1 writes B		I
3	P2 writes B		
4	P1 reads B		
5	P1 writes B		
6	P2 reads B		

**Q5**

Attempt any 2 parts of the following.

5a

Explain the energy-efficient computing on many-core processor of Amdahl's law in detail. Assuming a program consists of 50% non-parallelizable code. A) Compute the speed-up when using 2 and 4 processors according to Amdahl's law. B) Now assume that the parallel work per processor is fixed. Compute the speed-up when using 2 and 4 processors according to Gustafson's law. C) Explain why both speed-up results are different.

4 CO4

5b

What is Gustafson's Law? Illustrate the speedup expression of Gustafson's law in detail. The analysis of a program has shown a speedup of 3 when running on 4 cores. What is the serial fraction according to Gustafson's law? In addition, the analysis of a program has shown a speedup of 3 when running on 4 cores. What is the serial fraction according to Amdahl's law (assuming best possible speedup)?

4 CO5

5c

Explain at least three hardware related, and software related factors that affect parallel program's performance in detail. Explain all the special cases of G(n) in detail?

4 CO5

-----x-----x-----

203	Nov-19	Term BE 3rd Sem End 33-34
203	Nov-19	Term BE 3rd Sem End 35-36
19		Term

28/02/2022

~~IV~~ IV <sup>th</sup> Shift

(51)

Total No. of Page: 2

Roll No. ....

MID SEMESTER EXAMINATION – FEB - MAR 2022  
B. TECH. - 6<sup>th</sup> Sem

Course Code: COCSC18, CACSC20  
Course Title: High Performance Computing

Time: 1.5 Hours

Max. Marks: 15

Note: Attempt all the five questions. Missing data / information if any, may be suitably assumed & mentioned in the answer. All questions are of equal marks.

Q. No.	Question	Marks	CO
--------	----------	-------	----

1a	Explain Flynn's classification of parallel architecture with diagram.	2	1
1b	Define granularity.	1	2

30  
4/2/22

2a	State any four application areas of parallel computing.	2	3
2b	Explain recursive decomposition with an example.	1	2

Q3	S1: Load R1, 1024 /R1 ← 1024/ S2: Load R2, M(10) /R2 ← Memory(10)/ S3: Add R1, R2 /R1 ← (R1) + (R2)/ S4: Store M(1024), R1 /Memory(1024) ← (R1)/ S5: Store M((R2)), 1024 /Memory(64) ← 1024/  where (R <sub>i</sub> ) means the content of register R <sub>i</sub> and Memory(10) contains 64 initially.		
3a	Draw the dependency graph to show all the dependencies.	2	3
3b	Are there any resource dependencies if only one copy of each functional unit is available in CPU?	1	1

4a	Explain MPI_Send() primitive in message passing using MPI.	2	4
4b	Explain PRAM models in brief	1	5

P.T.O.

Total No. of pages: 01

B.Tech. (CSE), Sem. 06

Roll No. \_\_\_\_\_

## MID SEMESTER EXAMINATION

February-2022

Course Code: COCSC20

Course Title: Internet of Things

Time: 1:30 Hours

Max Marks: 25

Note: Attempt all questions.

Assume suitable missing data if any.

No.	Question(s)	CO	Marks												
1 (a)	Explain the format of HTTP request and response line with an example.	1	2												
1 (b)	What is Axiom 0 by Tim Berners-Lee, director W3C? What are the key considerations for IoT architecture?	3	3												
2 (a)	Explain the following abbreviations: a) URI b) JSON c) NFC d) MANET e) Name one of ADC approach	1	2.5												
2 (b)	Explain the uses/applicability of cloud, fog, and edge computing in terms of an IoT application.	4	2.5												
3 (a)	Write any five differences between Active and passive RFID Tags. <table border="1"><tr><td>Active Tag</td><td>Passive Tag</td></tr></table>	Active Tag	Passive Tag	3	2										
Active Tag	Passive Tag														
3 (b)	Explain the usecase of RFID technology at Airport. What could be the pros and cons using RFID.	5	3												
4 (a)	Write and explain an algorithm of DSR protocol with an example (routing process over a network).	2	2												
4 (b)	Explain the most suitable architecture for IoT networks in a diagrammatical representation.	2	3												
5 (a)	Match the following: <table border="1"><thead><tr><th>Layer(s)</th><th>Protocol</th></tr></thead><tbody><tr><td>Link Layer</td><td>UDP</td></tr><tr><td>Application Layer</td><td>6LoWPAN</td></tr><tr><td>Application Layer</td><td>COAP</td></tr><tr><td>Internet Layer</td><td>HTTP</td></tr><tr><td>Transport Layer</td><td>IEEE 802.15.4</td></tr></tbody></table> What are pin configurations of the ultrasonic sensor? What are the enablers for the IoT Technology, explain with example?	Layer(s)	Protocol	Link Layer	UDP	Application Layer	6LoWPAN	Application Layer	COAP	Internet Layer	HTTP	Transport Layer	IEEE 802.15.4	1, 3	3
Layer(s)	Protocol														
Link Layer	UDP														
Application Layer	6LoWPAN														
Application Layer	COAP														
Internet Layer	HTTP														
Transport Layer	IEEE 802.15.4														
5 (b)		1	2												

19  
4/12/22

Netaji Subhas University of Technology

(69)

Roll no.....

Total number of Pages....

MID Semester of B.Tech. ECE (IoT), Vth Semester

MID-SEMESTER EXAMINATION, SEPTEMBER, 2022

Course Code- EIECC14

Course Title- IoT System Architecture

Max. Marks- 25

Time- 1.5 Hour

Note: - Attempt all questions. Missing data/information (if any) may be suitably assumed & mentioned in the answer.

Q. No	Question	Marks	CO
1a	Explain Simplified IOT Architecture.	2.5	CO1
1b	What is middleware? Explain IoT middleware architecture.	2.5	CO1
2a	Explain various network topologies with examples.	2.5	CO1
2b	What is edge computing? Explain with example.	2.5	CO1
3a	List and explain the challenges and problems that IOT system currently facing.	2.5	CO1
3b	Explain various characteristics of an IoT system.	2.5	CO1
4a	What is IoT? Explain components in IoT.	2.5	CO1
4b	Specify the real world design constraints for IoT applications.	2.5	CO1
5a	Explain One M2M IoT standardized Architecture with diagram.	2.5	CO2
5b	What is sensor? What are different types of sensors in IOT?	2.5	CO2

(172)

Total No. of Pages: 1  
8<sup>th</sup> Semester  
B.E.(COE)

Roll Number: \_\_\_\_\_

**Mid Semester Examination, February 2020**  
**CED21: Internet of Things**

**Time: 1:30 Hrs**

**Max Marks: 25**

**NOTE:** Attempt all questions. Assume suitable missing data, if any and specify it clearly.

**Question 1:**

**2.5 X 2 = 5**

- (a) Explain in details IoT Architecture layers.
- (b) Why do IoT systems have to be self-adapting and self-configuring?

**Question 2:**

**1 X 5 = 5**

Describe the following IoT protocols:

- (a) MQTT, (b) XMPP, (c) AMQP, (d) CoAP, and (e) 6LoWPAN

**Question 3:**

**2.5 X 2 = 5**

- (a) Briefly explain protocol stack utilization IEEE 802.15.4
- (b) How e-health sensor platform can be used for various health related applications? Explain.

**Question 4:**

**2.5 X 2 = 5**

- (a) What are the architectural constraints of REST?
- (b) Explain graceful degradation in IoT.

**Question 5:**

**2.5 X 2 = 5**

- (a) Give the challenges and future directions in IoT.
- (b) Describe how SDN can be used for various levels of IoT?

Total No. of Page: 2

Roll No. \_\_\_\_\_

159

B. Tech. VI<sup>th</sup> Sem  
END-SEMESTER EXAMINATION, May 2022

Course Code: Internet of Things  
Course Title: COCSC20

Time: 3 Hours

Max. Marks: 50

Note: - Attempt all the five questions. Missing data / information if any, may be suitably assumed & mentioned in the answer. Write as precise as possible, do not write unnecessarily.

Q. No.	Question	Marks	CO
Q1	Attempt any 2 parts of the following.  1a Consumer is providing following different Analog values for encoding it into Digital values. Provide the solution using SAM approach. The signal for 5 bits registers with a full-scale range of 100 Volts. a) 14.5 V b) 74 V	5	2
1b	Define an embedded system in IoT device and provide the functions used to read analog and digital data from a sensor in Arduino.	5	1
1c	Provide the difference between IoT and IIoT. Explain various wireless communications boards available in Raspberry Pi.	5	1
Q2	Attempt any 2 parts of the following.  2a Delhi NCR pollution index is increasing day by day from Average to Severe; Prof NAO from NSUT want to update people every minute about change in Pollution Index to their subscribers. And you know Delhi-NCR population is around 10 million. Please help to clear his doubts regarding implementation of MQTT protocol with the following points: a) Who will be subscriber, who will be publisher and where the broker will be placed? b) Which QoS reliability will work fine with this case, explain? c) Is there any better solution than MQTT protocol for this use-case scenario, explain. d) What could be the formatting or allocation of Topic, so that subscriber can easily choose the nearest publisher.	5	2, 5
2b	Mention any two commonly used water sensors and their pin configuration	5	2
2c	Write five major comparisons in MQTT and CoAP web protocols. (Hint: Architecture, Size, QoS, Transport Protocol, port, methods).	5	2, 3
Q3	Attempt any 2 parts of the following.  3a How many types of messages are existing in CoAP protocol, explain each with diagrammatical representation?	5	3
3b	Explain the following abbreviations: a) ESC.	5	2, 3, 4

110216  
86

(160)

- b) 6LoWPAN.
- c) CoAP
- d) LWT
- e) PAN ID in ZIGBEE

3c	Explain the requirement/working of Fragmentations over IEEE 802.15.4 standard using IPv6 with Example	5	3,4
Q4	Attempt any 2 parts of the following.		
4a	What are the challenges in IoT network which can be addressed using SDN and how?	5	4
4b	Explain the preliminary sensors required to fly the drones in any flight controllers	5	4,5
4c	What are the security issues and possible attacks over IoT networks, explain in the bullet points?	5	5
Q5	Attempt any 2 parts of the following.		
5a	How blockchain helps to make reliable IoT networks, explain with one case study.	5	4,5
5b	Write brief about five applications of Drones, where IoT can be applicable.	5	4
5c	Explain the major components of 5G. What are the benefits for applying 5G technology for IoT networks?	5	4

Que  
No

Q1a

Q1b

Q1c)

Q2a)

Q2b)

CED23

## Requirement engineering

142

VIII (CO & IT)

Sem. VIII

B.E. (CO & IT)

### MID-SEMESTER EXAMINATION (CO & IT)

Time: 1:30

Max. Marks 25

Note: All Questions carry equal marks  
Assume suitable missing data, if any

- 
- Q. 1: Write in brief, about two of the following:
- a) Domain Analysis
  - b) Two different Elicitation Techniques
  - c) Scenario-Based Analysis
- Q. 2: Describe two of the following:
- a) What you understand by "Use Cases", and write how the user will use the system?
  - b) Why and when we go for Prioritizing requirements?
  - c) A note on Managing Changing Requirements.
- Q. 3: Write in brief about any two of the following:
- a) Validation of Requirements
  - b) Aids for Validation of Requirements
  - c) Write a checklist for Requirements Review
- Q. 4: Write in brief about any two of the following:
- a) Two different ways of Partitioning
  - b) Two different approaches to Problem Analysis
  - c) Different characteristics of SRS document
- Q. 5: Write in brief about any two of the following:
- a) Design constraints
  - b) Reliability and Fault tolerance
  - c) SRS specifications Language