06/04/24

Unit-5

Memory & Cache Coherency

(Completely theoretical)

Consistency

needs to be maintained when sharing data.

what?

CPU Cache MM

x=10 x=5

Not consistent X

Memory Consistency Model

A Consistency Model refers to the d. . —

from PPT



⇒ next read should be from where then was last write to

Date : / /

Types

① Strict Consistency



Any read to memory location X returns value stored by the most recent writes are instantaneously visible to all processes & an absolute global time order is maintained

* Jese hi update hoga, turant saare processor ko visible ho jaega,

② Sequential Consistency

2 definitions (i) By Lamport → In PPT

(ii) Not TBD Here order matters, ~~&~~

~~This~~ - The result of any execution is same as if the operations of all processors were executed in some sequential order.

a → b → c → d → o/p

~~Read~~ Read rest from PPT.

Page No.
Date : / /

Cache Coherency

It refers to the problem of keeping the data in the caches consistent.



But P1 cache and main memory values are not matching - Inconsistency

Cache Write Policies

① Write through



update memory immediately when a WRITE occurs.

② Write Back



The updated value is marked in cache and updated later ≡ Dirty Bit

- Tab tak next time coherent na ho, tab tak dirty update.

→ When data is written to a cache, a dirty bit is set for the affected block. The modified block is written to memory only when the block is to be replaced

—x'—

⇒ Causes of Cache Inconsistency

① Inconsistency due to Data Sharing





WB

Page No.
Date : / /

(2) Inconsistency after Process Migration

↳ ek process ko dusre processor pe migrate karne



Before Migration

W.T.

P1 made X1 and updated

P2 migrates value to P1

Now inconsistency, bec it migrates X1 to P1 but P1 has X.

Write Back



P1 ne 'x' ki value update kari P2 ne dedi = X1.

This is inconsistent.

↑To

Page No.
Date : / /

(3) Inconsistency caused by I/O.



in memory it becomes X1 by I/P but cache has X
⇒ inconsistn

Write back



P1 cache will by passed. O/P will get inconsistnt copy of X.

Page No.
Date : / /

Cache Coherence Protocols (to remove inconsistency soln)

(1) Snoopy Bus Protocol : UMA m/c



Snoopy : means investigate / monitor

cache controller monitors the transaction through snoopy bus

- A bus allows all processors in the system to observe ongoing transactions. If a bus transaction threatens the consistent state of a locally cached object, the cache controller can take appropriate actions to invalidate or update the local copy.

- 2 basic protocols

a) Write Invalidate.



Consistent copies of block X are in shared memory.

When a local cache copy is modified, Write Invalidate invalidates all remote copies of cache (invalidated items are called 'dirty')

If P1 did $X \rightarrow X1$, it updated in shared memory, and invalidated the value of all remaining caches.
Ab next time, you have to fetch from the shared memory

(b) Write-update (Write Broadcast)



The new modified X1 be broadcasted (updated) to all cache copies via the bus.

Drawback → Not very scalable. (can't if no. of processors much)

↓

Solⁿ ≡ Directory Based Protocol

Date : / /

(2) Directory Based Protocol : NUMA

- used in scalable Multiprocessor systems (NUMA m/c) interconnected using crossbar switch.

- uses cache directory to keep track of the status of all cache blocks.

3 Types

(1) Full Map Directory



SS. taken

→ Thus has burden of maintaing cache of such big m.m.

(2) Limited

cache

Jaha value present hai, sirf unhi values ko directory me rakha hai
↓
C0, C2

limitation → C1 and C3 can't access that directory

Date : / /

Chained Directory

Directories are already mentioned

CT → chain tree

No load on mem

All caches are able to access

sequential → consistency

Unit-5