

06/04/24

Unit - 5

Memory & Cache Coherency

(Completely Theoretical)

Consistency

needs to be maintained when sharing data.

where?

CPU

Cache

MM

$x = 10$

$x = 5$

Not consistent X

Memory Consistency Model

A Consistency Model refers to the d. —

from PPT

CPU

Cache

MM

I1

$x = 10$
 $x = 5$

$x = 5$

I2

→ read $x = 10$


$x = 5$
5

inconsistent

→ next read should be from where there was last write to

Types

① Strict Consistency



Any read to memory location x returns value stored by the most recent writes are instantaneously visible to all processes & an absolute global time order is maintained.

→ Jee hi update hogi, turant saare processors ko visible ho jayega.

②

Sequential Consistency

2 definitions (i) By Lamport → In PPT

(ii) Not TBD

Here order matters, &

~~This~~ - The result of any execution is same as if the operations of all processors were executed in some sequential order.


$a \rightarrow b \rightarrow c \rightarrow d \rightarrow o/p$

Read rest from PPT.

Cache Coherency

It refers to the problem of keeping the data in the caches consistent.


(i) read X



But P1 cache and main memory values are not matching - Inconsistency


→ Cache Write Policies

① Write through



update memory immediately when a WRITE occurs.

② Write Back



= dirty bit

update mem. later

The updated value is marked in cache and updated later
= Dirty Bit



- Job take next time cannot
no job take
don't update.

→ When data is written to a cache, a dirty bit is set for the affected block. The modified block is written to memory only when the block is to be replaced.


→ X

⇒ Causes of Cache Inconsistency

① Inconsistency due to Data Sharing




(2) Inconsistency after Process Migration



W.T.
 P_1 made X_1 and updated
 P_2 migrates value to P_1
 Now inconsistency, because
 it migrates X_1 to P_1
 but P_1 has X .

Write Back




P_1 ne X ki value update karta
 P_2 me dedhi $= X_1$.


This is inconsistent.

(3)

Inconsistency caused by I/O.



in memory it becomes
x1 by i/p
but cache has x
⇒ inconsistent


Writeback

P1 cache will be
passed. o/p

will get
inconsistent copy of
x.

Cache Coherence Protocols (to remove inconsistency soln)

(1) Snoopy Bus Protocol : VMA m/c




Snoopy? means investigate / monitor

~~It is a~~ cache controller monitors the transaction through snoopy bus

- A bus allows all processors in the system to observe ongoing transactions. If a bus transaction threatens the consistent state of a locally cached object, the cache controller can take appropriate actions to invalidate or update the local copy.

- 2 basic protocols

a) Write Invalidate




Consistent copies of block X are in shared memory.

When a local cache copy is modified, Write Invalidate invalidates all remote copies of cache (invalidated items are called 'dirty')


If P1 did $X \rightarrow X1$, it updated in shared memory, and invalidated the value of all remaining caches.

At next time, you have to fetch from the shared memory.



Write-update (Write Broadcast)

~~no taken~~



The new modified $X1$ be broadcast (updated) to all cache copies via the bus.

Drawback \rightarrow Not very scalable. (can't Pst no. of processors must)

Solⁿ


\equiv Directory Based Protocol

② Directory Based Protocol : NUMA

- used in scalable Multiprocessor systems (NUMA m/c) interconnected using crossbar switch.
- use cache directory to keep track of the status of all cache blocks.

3 Types

① Full Map Directory



→ The less burden of maintaining cache of such big no.

② limited

jaha value present hai, sirf unhi
 ceche value ko direction me rakh na
 hai
 \downarrow
 c₀, c₂

Isolation \rightarrow C1 and C3 can't access that directory

Chained Directory

Directories are already mentioned

CT \rightarrow chain turn

No load on mem

All caches are able to access
sequential & consistency

—— Unit - 5 ——