

MADE EASY

India's Best Institute for IES, GATE & PSUs

Corporate Office (Delhi): 44-A/1 Kalu Sarai (Sarvapriya Vihar), New Delhi-16, Ph: 011-45124612, 9958995830

Visit us at: www.madeeasy.in | E-mail us at: info@madeeasy.in

Delhi | Hyderabad | Noida | Bhopal | Jaipur | Lucknow | Indore | Pune | Bhubaneswar | Kolkata | Patna

Lockdown Period Open Practice Test Series

(Also useful for ESE & Other Exams)

EE: ELECTRICAL ENGINEERING

TEST No. - 10 | DIGITAL ELECTRONICS

Read the following instructions carefully

1. This question paper contains 33 MCQ's & NAQ's. Bifurcation of the questions are given below:

Subjectwise Test Pattern						
Questions	Quest	ion Type	No. of Questions	Marks	Total Marks	Negative Marking
1 to 9	Multiple C	Multiple Choice Ques.		1	9	0.33
10 to 16	Numerical Ans	Numerical Answer Type Ques.		1	7	None
17 to 25	Multiple C	Multiple Choice Ques.		2	18	0.66
26 to 33	Numerical Ans	Numerical Answer Type Ques.		2	16	None
Total Ques	Total Questions : 33 Tot			T	otal Duration	1 : 90 min

2. Choose the closest numerical answer among the choices given.

Multiple Choice Questions: Q.1 to Q.9 carry 1 mark each

- Q.1 Which one of the following is the correct sequence of numbers (in base 10) represented in the series (2)₃, $(5)_6$, $(13)_5$, $(15)_6$?
 - (a) 2, 5, 10, 12

(b) 2, 5, 8, 11

(c) 3, 7, 10, 14

(d) 3, 8, 13, 17

1. (b)

Converting into decimal,

$$(2)_3 = 2 \times 3^0 = 2$$

 $(5)_6 = 5 \times 6^0 = 5$
 $(13)_5 = 1 \times 5^1 + 3 \times 5^0 = 8$
 $(15)_6 = 1 \times 6^1 + 5 \times 6^0 = 11$

- Let $F(A,B) = \overline{A} + \overline{B}$, then the value of f(f(x + y, y), z) = ?Q.2
 - (a) $\overline{V} + Z$

(b) $\overline{V} + \overline{Z}$

(c) $y + \overline{z}$

(d) $\overline{y+z}$

2. (c)

So,

$$A = x + y$$

$$B = y$$

$$f(x + y, y) = (\overline{x + y}) + \overline{y} = \overline{x} \cdot \overline{y} + \overline{y}$$

$$f(\overline{y}, z) = \overline{y} + \overline{z} = y + \overline{z}$$

Q.3 In the circuit shown below, the propagation delay of each NOT gate is 2 nsec (2 nano sec), then the time period of generated square wave at output is -



(a) 10 nsec

(b) 14 nsec

(c) 18 nsec

(d) 20 nsec

3. (d)

$$N = 5,$$

 $t_{pd} = 2 \text{ nsec}$
 $T = 2 N t_{pd}$
 $T = 2 \times 5 \times 2 \times 10^{-9}$
 $= 20 \text{ nsec}$

- Q.4 For a 4-bit addition, loop ahead carrry generator requires.
 - (a) 4-OR, 5-AND

(b) 4-OR, 10-AND

(c) 2-OR, 4-AND

(d) 5-OR, 7-AND


4. (b)

For *n* bits,

No. of OR gates =
$$n$$

= 4
No. of AND Gates = $\frac{n(n+1)}{2} = \frac{4 \times 5}{2} = 10$

The output of the given 4:1 MUX will be **Q.5**



(a) Σm (1,2,3,6)

(b) $\Sigma m(2, 4, 5, 7)$

(c) $\Sigma m(1,3,4,7)$

(d) Σm (1,2,6,7)

5. (a)

$$Y = \bar{S}_0 \bar{S}_1 I_0 + S_0 \bar{S}_1 I_1 + \bar{S}_0 S_1 I_2 + S_0 S_1 I_3$$

$$= \bar{A} \bar{B} C + \bar{A} B \cdot 1 + A \bar{B} \cdot 0 + A B \cdot \bar{C}$$

$$= \bar{A} \bar{B} C + \bar{A} B \cdot (C + \bar{C}) + A B \bar{C}$$

$$= \bar{A} \bar{B} C + \bar{A} B C + \bar{A} B \bar{C} + A B \bar{C}$$

$$\approx 001, 011, 010, 110$$

$$Y(A, B, C) = \Sigma m(1, 2, 3, 6)$$

- How many numbers of 8:1 MUX is required to implement 256:1 MUX? Q.6
 - (a) 25

(b) 31

(c) 37

(d) 40

6. (c)

Number of MUX =
$$\frac{256}{8}$$
 = 32 $\Rightarrow \frac{32}{8}$ = 4 $\Rightarrow \frac{4}{8}$ = 1
Total = 32 + 4 + 1 = 37

- Q.7 If M represents total number of states and n represents total no. of FFs, then for a nonbinary counter, which relation holds true?
 - (a) $M < 2^n$

(b) $M = 2^n$

(c) $M > 2^{n+1}$

(d) $M = 2^{2n}$

7.

M = total number of states

n = total number of FF's

 $M = 2^n$; Binary counter

 $M < 2^n$; Non-Binary counter

A logic family has the following specifications Q.8

$$I_{OH_{max}} = 0.8 \text{ mA},$$

$$I_{OL_{\text{max}}} = 10 \text{ mA},$$

$$I_{IH_{\text{max}}} = 20 \,\mu\text{A}$$

$$I_{IL_{\text{max}}} = 0.2 \,\text{mA}$$

The fan out based on the given data will be

(a) 30

(b) 40

(c) 50

(d) 60

8. (b)

$$(\text{Fan out})_{\text{H}} = \frac{I_{OH_{\text{max}}}}{I_{IH_{\text{max}}}} = \frac{0.8 \times 10^{-3}}{20 \times 10^{-6}} = 40$$

$$(\text{Fan out})_L = \frac{I_{OL_{\text{max}}}}{I_{IL_{\text{max}}}} = \frac{10 \times 10^{-3}}{0.2 \times 10^{-3}} = 50$$

Fan out = minimum of
$$[(F.0)_{H^1} (F.0)_L]$$

= minimum of $(40, 50) = 40$

- Q.9 In which of the following programmable logic device, Both AND and OR arrays are programmable?
 - (a) PROM

(b) PAL

(c) EPROM

(d) PLA

9. (d)

PROM – AND array is fixed and OR array is programmable.

PLA – Both AND and OR arrays are programmable.

PAL – OR array is fixed and AND array is programmable.

Numerical Answer Type Questions: Q. 10 to Q. 16 carry 1 mark each

Q.10 The base of the number system for the addition 13 + 24 = 42 to be true will be

10. 5 (4.50 to 5.50)

Let base be x, then

$$(13)_{x} + (24)_{x} = (42)_{x}$$


$$(1 x^{2} + 3 x) + (2 x^{2} + 4 x) = 4 x^{2} + 2 x$$

$$3 x^{2} + 7 x = 4 x^{2} + 2 x$$

$$x^{2} = 5 x$$

$$x = 5$$

Q.11 The circuit shown below is an ECL circuit. The output of the circuit is_____




11. 1 (0.80 to 1.20)

Floating inputs are considered as 0 in ECL circuit.

So, input to 2nd AND gate is AB and 0.

So output of 2nd AND gate is 0 and this OUTPUT of NOT gate is 1.



12. 5 (4.5 to 5.5)

As A, B is the select line and C is the input,

So,
$$\Sigma m$$
 (2, 3, 4, 6, 7) = Total no. of min-terms = 5

Q.13 If a 6 MHz clock frequency is applied to a cascaded counter of modulus – 2 counter and modulus – 3 counter, then lowest frequency is _____ kHz.

13. 1000 (999 to 1001)

Resulting mode in cascade counter

$$= M \times N = 2 \times 3 = 6$$

Lowest output frequency =
$$\frac{6 \times 10^6}{6}$$
 = 1000 kHz

Q.14 For a logic family -

minimum guaranteed output high voltage
$$V_{OH} = 4 \text{ V}$$
 minimum accepted input high voltage $V_{IH} = 3 \text{ V}$ maximum guaranteed output output voltage $V_{OL} = 1.5 \text{ V}$ maximum accepted input low voltage $V_{IL} = 2.5 \text{ V}$ Its noise margin will be _______V.


14. 1 (0.8 to 1.2)

$$(NM)_H = V_{OH} - V_{IH} = 4 - 3 = 1 V$$

 $(NM)L = V_{IL} - V_{OL} = 2.5 - 1.5 = 1 V$

GTOEE17

Q.15 For the figure shown below,



Out of all the combination of input (A, B), Output will be low for _ combination of (A, B)

15. (3)

It is two input NOR gate using MOS transistors connected in parallel.

Input			NMOS			
Α	В	<i>T</i> ₁	<i>T</i> ₂	<i>T</i> ₃	Y	
0	0	ON	OFF	OFF	V _{cc}	
0	1	ON	OFF	ON	0)
1	0	ON	ON	OFF	0	3
1	1	ON	ON	ON	0	

Q.16 The resolution required is 3 mV for full scale input voltage of 9 V in ADC. This ADC can have minimum no. of bits _____


16. 12 (11 to 13)


Resolution =
$$\frac{\text{Full scale voltage}}{2^{n} - 1}$$
$$3 \times 10^{-3} = \frac{9}{2^{n} - 1}$$
$$2^{n} - 1 = 3000$$
$$2^{n} = 3001$$
$$n = 12$$


GTOEE17


Multiple Choice Questions: Q.17 to Q.25 carry 2 marks each

Q.17 Which of the following circuit connection represents J - K Flip-Flop?










17. (c)

The characteristics tabel with J, K, Q_n , Q_{n+1} and the excitation table for S and R is shown below –

J	K	Q _n	Q _{n+1}	S	R
0	0	0	0	0	×
0	0	1	1	×	0
0	1	0	0	0	×
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	×	0
1	1	0	1	1	0
1	1	1	0	0	1

The K-map for S and R is shown as -

For S,




$$S = J\bar{Q}_n$$

For R,

$$KQ_n$$
 $00 01 11 10$
 $0 \times 1 \times$

$$R = KQ_n$$

Q.18 A circuit is designed with 2 – J-K FF's. If the output $Q_A Q_B = 10$ at starting, what will be the output $(Q_A Q_B)$ after 13th clock pulse will be



(a) 00

(b) 10

(c) 11

(d) 01

18. (c)

	$Q_{\!\scriptscriptstyle \mathcal{A}}$	$Q_{\!B}$
Initial	1	0
after 1st clock pulse	1	1
after 2 nd clock pulse	1	0
after 3 rd clock pulse	1	1
after 4 th clock pulse	1	0

after 13th clock pulse

So, after 13th clock pulse, output will be 1 1.

Q.19 Decimal equivalent of $(1000)_2 = -2^n$

Decimal equivalent of $(10000)_2 = -2^m$

So, $(n + m)_2$ would be

(a) 111

(b) 011

(c) 001

(d) 101

19.

Decimal equivalent of $(1000)_2 = -2^3$

Decimal equivalent of $(10000)_2 = -2^4$

 \Rightarrow

- So,
- $(n+m)_2 = (3+4)_2 = (7)_2 = 111$
- Q.20 The Boolean function can be expressed in canonical SOP and POS forms. So, for $Y = A\overline{B} + B\overline{C}$, the SOP and POS forms will be -
 - (a) $Y = \Sigma (0, 2, 4, 6); Y = \pi (1, 3, 7)$
- (b) $Y = \Sigma (1, 2, 5, 7); Y = \pi (0, 3, 4, 6)$
 - (c) $Y = \Sigma (2, 4, 5, 6); Y = \pi (0, 1, 3, 7)$ (d) $Y = \Sigma (1, 2, 4, 5); Y = \pi (0, 3, 6)$

20. (c)

Plotting the K-map for $Y = A\bar{B} + B\bar{C}$

\	ВĈ	ĒС	BC	ВĈ
Ā	0	1	3	1 2
Α	1 4	1 5	7	1 6
Α	1 4	1 5	7	1 ,

 $\Sigma m(2, 4, 5, 6) = SOP$ So,

 $\Sigma \pi (0, 1, 3, 7) = POS$

Q.21 A 8-bit ADC with full scale output voltage of 10.00 V is designed to have a $\pm \frac{LSB}{2}$ accuracy. If the ADC is

calibrated at 20° C and the operating temperature range from 0° C to 50° C, then the maximum net temperature coefficient of ADC should not exceed

(a) $\pm 650 \,\mu\text{V}$

(b) $\pm 700 \,\mu\text{V}$

(c) $\pm 800 \,\mu\text{V}$


(d) $1 \pm 850 \,\mu\text{V}$

21. (a)

Resolution =
$$\frac{\text{Full scale voltage}}{2^n} = \frac{10}{2^8} = 0.039$$


 $\pm \frac{LSB}{2} = T_{\text{coeff}} \times (50 - 20)$
 $\pm \frac{0.039}{2} = 30 \times T_{\text{coeff.}}$
 $T_{\text{coeff}} = \pm 650 \,\mu\text{V}$

Q.22 An NMOS circuit is shown below. The logic function for the output will be -



- (a) (AFGE + AD + BFD + BGE + CE + CFGD)'
- (b) $((AB + BC) \cdot (DE + FG))'$
- (c) (AFGE + AD + BFD + BGE + CE + CFGD)
- (d) $((AB + BC) \cdot (DE + FG))$
- 22. (a)


Drawing switch equivalent



The number of parallel paths to go from output to the ground are AFGE or AD or BFD or BGE or CE or CFGD.

As it is a NMOS logic circuit, the output for this logic function will be (AFGE + AD + BFD + BGE + CE + CFGD)'

Q.23 What will be the output of multiplexer shown below –



(a) $A \oplus D$

(b) $A \odot D \odot B$

(c) $A + D + \overline{B}$

(d) A.D

23. (a)

For 1st 4×1 MUX –


$$Y_1 = \overline{A}\overline{B}.I_0 + \overline{A}B.I_1 + 0 + 0$$

$$\Rightarrow \qquad \overline{A}\overline{B}.1 + \overline{A}B.1 = \overline{A}(B + \overline{B}) = \overline{A}$$

For $2^{nd} 4 \times 1 MUX -$

$$= \bar{D}.1.A + D.1.Y_1$$
$$= A\bar{D} + \bar{A}D = A \oplus D$$

Q.24 A 4-bit down counter is used to control the output of the multiplexer as shown in figure. The counter is initially at (1111)₂, then the output of the multiplexer will follow the sequence –



(a) I_7 , 0, I_6 , 0, I_5 , 0 ...

(b) I_7 , 0, 0, I_6 , 0, 0, I_5 ...

(c) I_7 , I_6 , I_5 , I_4 , I_3 ...

(d) I_7 , I_6 , 0, 0, I_5 , I_4 , 0, 0 ...

24. (d)

So it can be seen that


$$S_2 = I_3$$
, $S_1 = I_2$, $S_0 = I_0$ and $E = I_1$

For 1st and 2nd clock pulses, enable (E) is 1

For 3rd and 4th clock pulse, enable (E) is 0, so, Y is 0

Similarly, for 5th and 6th clock pulse enable (*E*) is 1 so output will be I_5 , I_4 .

- GTOEE17
- Q.25 The initial content of serial IN parallel OUT, right shift, shift register shown below is 0011. After how many clock pulses, the content of register will return to its initial value.



- (a) 7
- (c) 11

- (b) 8
- (d) 13

25. (b)

Clock Pulses	Register Content	Output of 4 × 1 MUX
	0 0 1 1	→ 0
1	0 0 0 1	→ 0
2	0 0 0 0	→ 1
3	1 0 0 0	<u>→</u> 1
4	1 1 0 0	→ 1
5	1 1 1 0	 1
6	1 1 1 1	→ 0
7	0 1 1 1	→ 0
8	0 0 1 1	

Numerical Answer Type Questions: Q. 26 to Q. 33 carry 2 marks each

- Q.26 Number of '1' in 2's complement representation of (-89)₁₀ is _____
- 26. (5)

Binary representation of $(89)_{10} = (01011001)$

 $(-89)_{10} = 2$'s compliment of (01011001)

So, 2's complement of (01011001) = (10100110) + (1)

sum of bits = 5

- Q.27 A system has resolution of 30.52 μ V for maximum output voltage of 2 V, then the dynamic range of the system will be _____ dB. (answer to 2 decimal places)
- 27. 97.76 (97 to 98)

Resolution =
$$\frac{\text{Maximum output voltage}}{2^N}$$

$$30.52 \times 10^{-6} = \frac{2}{2^N}$$

$$N = 16$$

Dynamic range =
$$(1.76 + 6 \text{ N}) \text{ dB}$$

| Jaipur | Indore Kolkata | Patna

GTOEE17

- **Q.28** For a Mod-10 counter, Jhonson counter uses X flip flops, ring counter uses Y flip flops, and ripple counter uses Y flip flops. Then X + Y + Z will _______.
- 28. 19 (18 to 20)

For MOD - 10 counter -

X = Jhonson counter required = 5 flip flops


Y = ring counter required = 10 flip flops

Z = ripple counter required = 4 flip flops

$$X + Y + Z = 5 + 10 + 4$$

= 19 flip flops

Q.29 Two functions $F_1(x, y, z)$ and $F_2(x, y, z)$ are implemented using a 3×8 decoder as shown in figure below.



The number of essential prime implicants of function F_1F_2 is ______.

29. 3 (2 to 4)

Min-terms common to both F_1 and F_2 will be min-terms of F_1F_2 .

$$D_0$$
, D_1 , D_3 , D_5 min-terms are common to F_1 and F_2 . $\Sigma_m(0, 1, 3, 5)$

K-Map

/	Ϋ́Z	Ϋ́Ζ	YΖ	ΥZ
\bar{x}	10	1 ₁	13	2
X	4	1 5	7	6

So,

Essential prime implicants = 3


- Q.30 An ADC has to total conversion time of 300 μ sec. The highest frequency of analog input signal is ____ kHz.
- 30. 1.67 (1.50 to 2.00)

Highest frequency that the analog signal can contain is -

$$fc_{\text{(max)}} = \frac{1}{2 \times \text{Average conversion time}}$$

= $\frac{1}{2 \times 300 \mu \text{ sec}} = 1.67 \text{ kHz}$

Q.31 Consider the digital circuit shown below. What will be the output Y, if the number B_3 B_2 B_1 B_0 = 0101



and So,

Addend will be = 1010

$$S_3 S_2 S_1 S_0 = 1010 + A_3 A_2 A_1 A_0 + C_{in}$$

= 1010 + 1001
= 0011 (C_4 = 1)
 $SE_1 SE_0 = 00$
 $E = 1$,
 $Y = 1$

Q.32 The output waveform of 8 bit ADC is shown in figure below.



If the refrence of ADC converter is 16 V then the actual input of the system will be can have uptil ______ decimal values.

$$\frac{16}{2^8} \Big[0 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^\circ \Big]$$

$$= \frac{16}{2^8} \times [86] = 5.375 \text{ V}$$
as: Analog voltage = resolution × binary equivalent
$$= 3 \text{ decimal value}$$

Q.33 For implementation of a full adder using 2: 1 multiplexers only, and available input A, B and C (complement of input not available) requires minimum _____ multiplexer.

33. (7)


The relation required to be implemented for full adder.

$$S = (A \oplus B) \oplus C$$

$$C_{\text{out}} = AB + C (A \oplus B)$$

Multiplexer output relation = $\bar{S}_0 I_0 + S_0 I_1$

So,



Total multiplexer (2 : 1) required \rightarrow 7

