


## "Video 5"

### Mcu Architecture

Cache memory

- \* Static RAM (SRAM)
- \* high Cost

\* between CPU and memory.



$$\bullet \text{hit ratio} = \frac{\text{no of hit}}{\text{total no of (hit+miss)}}$$


Cache  $\Rightarrow$  Cache memory + microController

جهاز ذاكرة + متحكم في المجهزة


addresses من RAM addresses إلى ذاكرة

#

MCU



~~الذاكرة ترتيب وتوسيع الاتجاه~~




## \*Difference between

FPU  $\rightarrow$  MPU  $\rightarrow$  MMU


① FPU → Floating Point unit


مکانیزم انتقالی میکروپلیمرها در پلیمرهای طبیعی



## improve Performance

② MPU → memory Protection unit - between cache  
↔ main memory





مدى تغطية Linux و كل وامر لـ RTOS من "memory" RAM هو Range of addresses

۱) رحیم اور Linux کے Hypervisor معرفہ کرنے والے RTOS

R<sub>T</sub> is a function of R<sub>f</sub> and MPU C<sub>1</sub> and P<sub>0</sub>

Linux S.P. 25-0 Core A55 2 25  
"Range of addresses at Linux"


Bus should check all address  
نحوه ای کوئی آدرس  
فیکر نہیں علیک  
AL-ADID

Visual  
addresses

③ MMU → memory manage unit

لو عندك 14 برامجه مختلفة يستخرج 8G  
البرامجه 10G

1G من دون ان تفاجئ بـ 8G و كلها مدمجه





\* Computer system → Processor ✓  
 → memory ✓  
 → I/O

I/O → Connect to CPU → ex. GPIO  
 General Purpose input output [Control input & output Pins]

\* Bus set → Address bus

→ Data bus  
 → Control bus

Bus set




# Arch

Von-neumen

\* one memory system

Range of address "memory" ~~map~~




Range of address كل حام لعنوان كل حام لعنوان

لعنوان كل حام لعنوان كل حام لعنوان

- Fetch & decode & execute  
لعنوان كل حام لعنوان كل حام لعنوان

Fetch & decode & execute  
load / store  
S Ib JIC



واما في  
النحوين  
ازاي اعرف  
address JL Ram دا

by SW الكود


RAM RoM

Assem  
load / store

Assem  
R/W

RAM → C  
 ROM → Assem

## I/O (Harvard)



Range of addresses  
 addresses  
 bus set


پرینٹر، موس وغیرہ  
 اسے جو کام کرے گا  
 Assem

using C-language

load/store

JMP ROM RAM DS Intel  
 bus set

# micro Controller میکرو کنٹرولر



I/O  $\leftarrow$  دستگاه

Bus set ①

Bus set ③

C-language (L/S)

مع پیچیده  
جذب


Assum (IN/OUT)  
لهمان  
RAM, I/O  
و

# "Video 6"


\* using

Arch


Von-neumann



Harvard



Why?



Code حافظة ①

hard disk مساحة

ويعمل كـ الـ معالج

RAM معالج اباعي


Von-neumann rev

PC MC

harvard ②

و دا فتنى

PipeLine → F d e in one cycle



Speed ↑  
Performance ↑



So

→ Von-neumen Can't support Pipeline

\* Harvard Support Pipeline

\* RISC Support Pipeline (one cycle)



\* CISC Can't support (Complex)



Electrical

\* RC-oscillator

timer 555



|              | Electrical    | Mechanical        |                    |
|--------------|---------------|-------------------|--------------------|
| Type         | RC-oscillator | Ceramic Resonator | crystal oscillator |
| Cost         | ↓ متوسط ممكّن | in-between        | ↑ (X)              |
| Accuracy     | ↓ (X)         | in-between        | ↑ (✓)              |
| Setting time | ↑ (X)         | in-between        | ↓ (✓)              |

الصيغة المترافق مع هو  
noise immunity → Temperture  
→ EMI electric magnetic interference  
→ vibration.

- \* Resistance Capacitance → effected by temp & EMI
- \* Ceramic Crystals → work with vibration

| <del>noise immunity</del> | RC-oscillator | Ceramic Resonator | Crystal oscillator |
|---------------------------|---------------|-------------------|--------------------|
| Temp                      | ↓             | ↑ (V)             | ↑ (V)              |
| EMI                       | ↓             | ↑ (V)             | ↑ (V)              |
| Vibration                 | ↑ (V)         | ↓ (X)             | ↓ (X)              |

## "Video F"

### Connection

memory mapped

Port mapped

Used at ES

\* range of addresses

(base address + offset)

base address :- Connect me to Peri, Peripheral

offset :- Connect me to all registers inside Peri, Peripheral  
each register has different offset

Peri, Peripheral - hardware + Registers

Type of registers :-

- \* out data register
- \* in data register
- \* direction register

}  
to any  
Peri, Peripheral


Digital → give me TRM

TRM → Technical Reference manual  
जो प्रैज

Reading


TRM → Specs

① memory map  
(start + end)  
each peripherals



② Peripheral GPIO

software & hardware



## "Video 8"

$\frac{1}{1}, \frac{0}{X}$

\* Write 1 at  oDR .

[1] Using numeric memory address directly :

```
#define GPIO_oDR (Base+offset)
Void main()
{
    ((Volatile unit32_t) GPIO_oDR) |= (1<<16);
}
```

[2] using d-reference in #define .

```
#define GPIO_oDR *((Volatile unit32_t) (Base+offset))
Void main()
{
    GPIO_oDR |= (1<<16);
}
```

[3] Using structure & union & pointer.

```
TypeDef struct
{
    Volatile unit32_t oDR;
} GPIO_TypeDef;
```

```
#define GPIO1 ((GPIO_TypeDef) (Base + offset))
Void main()
{
    GPIO1->oDR |= (1<<16);
}
```

Q) Using Structure & Pointer for all Register.

```
#define GPIO->ODR ((volatile unsigned int*)(Base + offset))
```

```
void main()
```

```
{
```

```
*GPIO->ODR |= (1<<16);
```

```
}
```


## "Hardware Port"

Two Type  
① master  
② Slave

Protocol Type  
\* Axi  
\* AHB  
\* APB

master g-transhiated transaction  $\xleftarrow{R}$  (Address, data size)  $\xrightarrow{w}$

slave g-sends the data for size



DMA g-it help CPU to Performance Function

AMBA g- "The ARM advanced MicroController Bus Archeture"

Standard AMBA → reusability ( $\uparrow$ )  
connect between different Buses

different Bus → BW →  $P_{max}$  →  $\frac{P_{max}}{8}$  → (Block diagram)  
latency →  $\frac{\text{wait time}}{\text{clock period}}$  →  $\frac{\text{wait time}}{\text{clock period}} \times \text{clock period}$  → new Scope Bus & Latency