

Digital Electronics & Microprocessors Laboratory (EC2P006)

EXPERIMENT-5

PART 1

Aim:

Simulation and design of a 4 bit Multiplier


Theory:

A 4×4 unsigned binary multiplier takes two, four bit inputs and produces an output of 8 bits; the 8 bits together being the equivalent binary formof the product that is formed by multiplication of the decimal forms of the given numbers formed the bits of X(x0,x1,x2,x3) and Y(y0,y1,y2,y3) taken together in serial order.

Circuit Diagram:


(Multiplication of 11(1011 in binary) and 10(1010 in binary)=110(01101110 in binary)

Overall Circuit:




Observe the inputs in the sequence x3x2x1x0 and y3y2y1y0; and their product yields p7p6p5p4p3p2p1p0(11,10 and 110 respectively as vivid in the circuit above)

Basic building block:



Full Adder:



Discussions

So what basically happens is in the basic building block(in the first step), a combined product of each bit combination of $y(y3\ y2\ y1\ y0)$ together with the last bit of x(x0) is combined together with the help of an and gate that is passed as one of the 3 inputs along with Ppk and Cin (0-for the first case) that leads to an output of Cout (that is passed on as Cin for successive basic building boxes) and a Ppk+1 that is passed on as a bit of the calculated output at the appropriately determined position of the resultant binary form of the output. In the last phase, we omit the And gate portions of the building block and use the

Full adder only that returns as an output bit and a carry that is passed in series to the neighboring full adders as a Cin.

	A	\ddi	ng I	Part	ial F	Proc	luct	S
				y3 x3	y2 x2	y1 x1	y0 x0	multiplicand multiplier
carry←	carry← x3y3	<i>carry⊷</i> -x2y3 x3y2	- x1y3 x2y2 x3y1	x0y3 x1y2 x2y1 x3y0	x0y2 x1y1 x2y0	x0y1 x1y0	x0y0	four partial products to be
p7	p6	p5	p4	р3	p2	p1	p0	summed

(w) or or coldition of (11) 1101 or prosibillim soft II
as in the given case; then multiplication happens
as follows:
S= 2 /= 31 1
1010 0= s8; p= 1 4 01 0 1
10 10 09: 1 = A 1 = A 1 88 = A 18
00000 A - B - A - B - A O O O O
1011 Basic addition photos
0000 Where OH =0 With cashy
1011 0 & IH=0 with addy!
1101110 1= 0 3= 1 8 1 (2)
This gives the duried
(on) 011101100 to method
with a Cout of O.
9-A LIAN WE TO B

PART 2

Aim:

To build a 8 bit comparator from 2 4 bit comparators using basic gates.


Theory:

An 8-bit comparator compares the two 8-bit numbers by cascading of two4-bit comparators. The circuit connection of this comparator is shown below in which the lower order comparator A<B, A=B and A>B outputs are connected to the respective cascade inputs of the higher order comparator.


For the lower order comparator, the A=B cascade input must be connected High, while the other two cascading inputs A,B must be connected to LOW. The outputs of the higher order comparator become the outputs of this eight-bit comparator.

Circuit Diagram:

4 bit Comparator:




8-bit comparator(using 2 4 bit comparator):




Simulations:


1) A=200(11001000 in binary) is greater than B=184(10111000 in binary)



2) A=145(10010001 in binary) is lesser than B=184(10111000 in binary)



3)184(10111000 in binary) equals 184(10111000 in binary)




Discussions

So what we basically do here is design two 4 bit comparators, and then combinetwo 4 bit comparators by separating the binary forms of the two 8 bit numbers into first 4 and last 4 bits and then passing them as input values to the two 4 bit comparators and then combining the resultant outputs accordingly to obtain the 3 conditions: A<B; A=B and A>B. Like what we did here was obtained the greater case from one comparator and a lesser case from another one, combined them with AND gate and then combined the output with the greater output fromthe comparator (from which we earlier took the lesser output) and combined with OR gate that results in A<B.A similar case is performed for the A>B case. For equality case...all bits must be equal, therefore that's possible only when both the outputs of the comparators are A=B and combing them via AND Gate also give a true output(A=B).

17	To be little as a second of the second of th							
97:4	In a 4-bit composator : + his bries with							
	A>B when							
	1) A3=1 & B3=0							
	2) A3=B0 & A2=1;B2=0							
	3) Az=Bz & A,=1;B,=0							
-	4) A3=B3: A2=B2 · A1=B1 · A6=1 6 B6=0							
	TOWKS MILEGO CAROLINE FIRST FOR THE							
- 214	A < B whom some of a common of the common of							
MH	11 (1=1) A=0 : Bo=1							
-	2) As=Bs, Az=0, Bz=1							
	3) H3=B3, A2=B3; D=0 LB=1							
1.10	4) H3=B3; H2=B2; A1=B, ; A1=06B=0							
	In all other cases A=B							

Ter Styl	Desiration of 4-bit composator							
	The second control							
1)	H=B							
1 7	A= A3A2 A1 A0 B= B3B2B, B.							
11. 11.00								
	9-A yelre nett laupe soo atal la netw							
	Like							
	A B Output							
- 200	10/0/1							
- 64								
	0 1 0							

201 Com il use take of 200 2000 100000
Let's say if we take
MOTO MOST (CL. 20) L'AMORTO MASS AND AND
N3 = A3B3 + A3B3
12= AB2 + AB28 A. A.A.
N= ABI + AB (desero) (color mas)
20 = AoBi + AoBo
102.0
(A=B) = N310/NNO (C=A) + (E) A) (E) A) (E) A) (E) A) (E) A)
(A>B) = (AB) + N3 A2 B2 + N3X2 AB, + N3N0X, A0B.
(A <b) +="" =="" a3b3="" n3aeb2="" n3neab1+="" noneniab.<="" td=""></b)>
Those abv. expressions are sequentially bit dependent
like say if A2B; A3>B3 is true : the exp. in outpart
io AsBs
Smitasty other terms in A>B; A <b &="" a="B</td">
3
0 01 1.7
For finding 8-bit composation from 24-bit composation:
V
For A=B; all lists must be equal
(from (from 2", comparator)
1 _{st} combacapa)
For A>B; if (A>B) from composation 1 MSP & A > MSP & B
:: Net A>B



Conclusion

Thus, I successfully simulated a 4 bit multiplier and also 4 bit and 8 bit comparators and verified their functioning simulating known theoretical results. It was a wonderful experience simulating and gaining insights into the actual working of these devices...that too from only Basic Gates.