





Cadence Palladium & Protium Introduction

陈思若
技术销售总监
2023


 cadence[®]

Leadership in Verification Throughput

Find and fix the most bugs per \$ invested in bare metal compute




SoC HW/SW validation requires high performance Platforms – Attributes



Virtual Platform

- Almost at speed
- Less accurate (or slower)
- Reference model
- Before RTL
- Great to debug but less details
- Easy replication



RTL Simulation

- KHz Range
- Accurate
- Excellent HW debug
- Design RTL
- Little SW execution



Emulation

- MHz Range
- Cycle accurate
- Early RTL
- Fast compile
- Good visibility for fast and complete debug
- Datacenter form factor
- State of the art

Dynamic Duo




Prototyping


- 5-10MHz
- Cycle accurate
- Stable RTL
- Debug Software
- Limited visibility and debug at signal level
- Datacenter form factor
- State of the art

Dynamic Duo: Palladium Z1/Z2 + Protium X2


Right Application on the Best Platform




Dynamic Duo: Z2 and X2 Use Model Distribution




SOC Verification Phases




SOC Verification Phases



Innovation and leadership in acceleration & emulation




Palladium Z2: 3-cluster rack, GXL



- What's New**
- 2x capacity (2x logic content, 2x memory)
 - 7GB of LPDDR4 (user memory)
 - Flexible usage of 16 GB DDR4 as DCC or UMC

Component	Logic	User Memory Dual DCC / Single DCC	Debug Memory Dual DCC / Single DCC
Domain	8MG	7GB / 23GB	32GB / 16GB
Logic Drawer (8-domains)	64MG	56GB / 184GB	256GB / 128GB
Cluster (6-boards)	384MG	336GB / 1,104GB	1,536GB / 768GB
Rack (2-clusters)	768MG	672GB / 2,208GB	3,072GB / 1,536GB
Rack (3-clusters)	1,152MG	1,008GB / 3,312GB	4,608GB / 2,304GB




Palladium Z2 Migration

From Palladium Z1



Palladium Z1



Palladium Z2

1.15BG
Per rack

2X
Capacity
density


Up to 1.5x
Higher
FCLK

50%
Power per
gate

2x
Debug
capture
option

- **3-state:** With native UPF X-propagation
- **High-speed** compressed waveform dump

Palladium Z2 Installation Example



Palladium Z2 configurations (examples)

- XL – **Air cooling**, up to 768 MG per rack
- GXL – **Water cooling**, up to 1152 MG per rack
- Supports up to 16 racks or 18.4BGates




Palladium Z1/Z2 installation examples



Palladium Z1/Z2 platform: fastest time to fully verified design

Improves Every Aspect of Emulation Flow



Model Turns Per Day: up to 5x better than competition

Palladium Debug

Unparalleled levels of productivity, without re-compiling, at speed

FullVision View any design signal at full speed. Debug design **without re-compilation**

Dynamic Probe Capture select signals with large traces (up to 80M samples) **without re-compiling**.

InfiniTrace Capture extremely long trace depth for post-analysis replay, **without re-compiling**. Move forward & backward to debug any time window of interest

Offline Debug Offline concurrent debugging on workstation. Free up Palladium resource for other jobs, jump to any time window using a specific trigger

Waveform streaming Continuously view small number of signals at full rate **without re-compiling**

Save/Restore Re-start emulation run from a previous state **without re-compiling**. Save time by restoring, avoid repetitive initializations or sequences

Hot-swap Swap state of design back to simulator for interactive debugging **without re-compiling** to free up Palladium resources for non-interactive jobs

Force Change design function during runtime **without recompile**. Set system conditions to analyze design behavior under un-modeled corner cases

SDL/DRTL Specify multi-level complex trigger conditions. Use design events to detect scenarios, **without re-compile**

Control

Determine **when** to

- Capture signals
- Stop emulator
- Log messages

Visibility

Determine **what**

- Signals to capture
- Debug technology to apply

Combine control & visibility


- Triggering waveform capture
- Full Vision & Waveform streaming
- Compiled Monitors with dynamic technologies (DRTL and SDL)

Protocol solutions with Palladium

Flexible options for full validation

Virtualization


Acceleration & HW/SW verification with Accelerated VIPs



- Accelerate sub-system simulations that use UVM SystemVerilog testbenches
- Integrate sub-systems and validate HW/SW interaction early in the development cycle by driving traffic with C++ interface

In-Circuit Emulation


Real-world interfaces, real-time speed with SpeedBridge



- Perform full validation scaling to high performance per port
- Validate with industry standard 3rd party testers that generate complex traffic at high performance (e.g. Layer 4-7 traffic)
- Live networks can generate realistic traffic streams, integrate network apps


Palladium Use Modes

Simulation Acceleration, Virtual and In-Circuit Emulation




Palladium Use Modes


Simulation Acceleration, Virtual and In-Circuit Emulation



HW/SW Co-verification Environment (ICE mode) - Example




MIPI CSI-2 SpeedBridge – Application



- New SpeedBridge connects real CSI-2 sensors to emulated designs (P15)
 - Support Palladium Z1, XP and Protium S1
- Sensor video is scaled to emulation speed
- Customers can verify their DUT with the actual sensor they are targeting for DUT
 - Vendor specific register spaces, image processing functions, etc
 - Real sensor behavior
 - Speedup s/w development and prototyping

CSI-2 FPGA SpeedBridge (P25)


Frame Filtering



- CSI-2 video stream is slowed down to emulation speed
- SB forwards every Nth frame, depending on speed of emulated DUT
- Video can be streamed continuously to emulator

Virtual Device (CSI-2, DSI-2)

Visualize HW/SW operation of your video/image processing subsystem



Application/firmware Code running to capture image file on camera and route image to display

CSI-2 Virtual Device
Modeling a MIPI Camera Device

- Reads frame data from file, drives it to DUT with proper CSI2 packing
- APIs can be invoked from a test bench to initiate an image or video transfer

Supports

- RGB data: RGB444, RGB555, RGB565 & RGB888
- YUV data: 4:2:2 8bits, 4:2:2 10 bits, 4:2:0 8bits and 4:2:0 10 bits
- RAW data: RAW6, RAW7, RAW8, RAW10, RAW12 and RAW14

DSI2 Virtual Device
Modeling MIPI Display Device

- Receives video DUT, displays on virtual display
- Automatically processes DSI commands from DUT and responds accordingly

Supports

- Command and video modes
- Read and write DCS commands modifying video buffer accordingly
- All RGB and YUV data formats in both command mode and video mode
- Blanking lines and HSync/VSsync events
- BTA mode operation

Samsung case study

HW-SW verification using SpeedBridge

- Application
 - Memory
- Challenge
 - Verifying HW-SW in a single environment
 - Bug reproduction because of variability in multiple factors like HW, SW, drivers, etc.
 - Connecting DUT to live environment
- Solution
 - SpeedBridge® with Palladium
- Benefit
 - Post-Si test environment can be used in pre-Si validation
 - Found driver performance issues previously not detected



The presentation consists of several slides. The top slide features an image of two hands holding a glowing cube and the text: "Validating Complex multi-core memory controller designs while optimizing HW/SW performance in a live environment." Below this, it lists the names and titles of two engineers: Sendep Vallabhaneni (Senior Engineer, Memory Division, Samsung Electronics, South Korea) and Ravish Khatt (Staff Product Engineer, HGV, cadence Design Systems, San Jose). The second slide, titled "General Challenges in SoC Validation", lists four main challenges: Verification Environment Building, HW-SW Co-Verification, Repeatability, and Long Test Time, each with sub-points. The third slide, titled "Advantages of a live environment", highlights an "Example Physical Solution – Cadence PCIe Speed Bridge" and lists its benefits: using real monitors like Oscilloscopes and Logic Analyzers, and mounting the bridge on the motherboard of the test PC. A diagram shows a test PC connected to a server via a PCIe Speed Bridge. The fourth slide, titled "Samsung-Cadence Success Story", lists "SATA/PCIe Speed Bridge solutions used effectively" and details "Functionality Issues Found" during testing, such as boot time detection issues and firmware interaction problems. It also mentions testing on various PCs (Intel ASUS, MAC OS, SuperMicro AMD) and the use of industry standard tools. At the bottom, it shows images of the SATA Speed Bridge, PCIe Speed Bridge, and Cadence PSP Emulator, along with the Cadence website URL.

Validating Complex multi-core memory controller designs while optimizing HW/SW performance in a live environment.

Sendep Vallabhaneni
Senior Engineer, Memory Division
Samsung Electronics, South Korea.

Ravish Khatt
Staff Product Engineer, HGV
cadence Design Systems, San Jose.

General Challenges in SoC Validation

- Verification Environment Building
 - Building a robust environment which can achieve full SoC Coverage with in a short period of time.
- HW-SW Co-Verification
 - Being able to verify not just HW or SW alone but together.
 - Debugging software and mapping it back to HW State.
- Repeatability
 - Issue/Bug Reproduction becomes a major issue due to a lot of variables in HW, SW, Environment.
- Long Test Time
 - Time of each test/scenario is way above IP Level.
 - Initialization, DUT Configuration and bring up times are high.

Advantages of a live environment

- Example Physical Solution – Cadence PCIe Speed Bridge.
 - Real monitors like Oscilloscopes, Logic Analyzers can be used.
 - PCIe Speed Bridge mounted on the motherboard of Test PC.

Samsung-Cadence Success Story

- SATA/PCIe Speed Bridge solutions used effectively.
 - Functionality Issues Found:
 - When PC boots, it detects our Device. We fixed bugs related to boot time, detection issues, etc using SB env.
 - Device Firmware interaction with PC (during booting) is fine tuned and boot time reduction achieved.
 - We Tested our Device with different PCs available in the industry - Intel ASUS, MAC OS, SuperMicro AMD. (We plan to try with Linux Machines next).
 - As we can use Industry standard tools, separate test suit development efforts are minimal.

SATA Speed Bridge

PCIe Speed Bridge

Cadence PSP Emulator

www.cadence.com

SpeedBridge Portfolio

Networking

SRIO HD



Ethernet HD



Storage

SATA/SAS Host/Device



Fibre Channel HD



Video

MIPI CSI/DSI HD



HDMI/DP/CSI/DSI



USB

USB 3.2 Gen2 HD Host/Device + EDK



Wireless

5G HD



WLAN HD




PCIE

PCIE Gen5 HD + EDK





Cadence SpeedBridge adapter solutions

Protocol support overview




Memory Model Portfolio (MMP) for Palladium

Memory Model catalog. Regularly updated under MMP release



Note : Yellow highlighting indicates families with MMP_PLUS models either in whole or in part of family.

SOC Verification Phases



Palladium Differentiation

	Palladium	Competition	Notes
Architecture	Massively parallel(Processor)	Commercial FPGA	Deterministic
Utilization	100% to 125%	65% to 75%	A gate is not gate!
Predictable Compile	Compile time	tuned at runtime	Unique to Palladium
Performance Trade Off	10% to 30% gain	Not possible	Choice
Capacity optimization	10% to 30% (for performance)	Not possible	Unique to Palladium
Granularity & Relocation	Fine grain (device level) 4MG	Coarse grain at board-level Increments of 60 or ~80MG	4X to 15X better TCO
Gate-level	Capacity: +10-15% Runtime: <15%	Capacity: +50 to 200% Runtime: N/A	Unique to Palladium
User Memory	Memory/Gate: 1X Flexible Access	Memory/Gate: 0.06X to 0.2X Access: direct, host memory	Your design has memories, right?
Debug Methods	Compile, Runtime, Post-runtime, Streaming, Monitors, Probes	Compile only, streaming, monitors, probes	Key Differentiator
Trace Depths	Streaming w/o perf impact Full trace: 2 million samples	Monitors: limited with perf. Impact Full trace: 300K samples; 100K typ.	Root cause analysis
Triggers	SDL, DRTL, SVA, F/F, Reg, Nets small overhead	SVA, F/F, Reg: trigger resources, recompile	Productivity w/o re-compile

Palladium Z1/Z2 – Market-Leading Emulation Technology

Only Emulator Scaling to Billion Gate Designs	4MG to 9.2BG, 4.6BG installed	One emulator fits all: Scalability addressing small and large payloads
Industry-Leading Debug Efficiency and Performance	Debug at speed – no slow down, largest buffers	50% of time spent on debug: Best ROI with Palladium Z1 platform
2-Year Lead Optimizing Transition Between Engines	Congruency for DUT HDL flow – Xcelium™/Palladium® HVL flow	No more cumbersome maintenance of multiple verification environments
Up to 2X Better Throughput	Unparalleled throughput compile, allocation, run, debug	Fastest execution of long queues of verification payloads
Unique Run-Time Efficiency – RTL and Gate	Swap-in from Xcelium, gate-level without capacity explosion	Reach verification states previously not reachable (swap in for gate-level advance to point of interest)
Largest Number of Advanced Use Models for Best ROI	22 use models adding DMS, Safety, etc.	Best ROI of hardware platforms



—

Cadence Protium X2 Introduction

Protium Platform Roadmap

Large Capacity Prototype Platform



- Protium S1
 - Xilinx Virtex7 FPGA
 - Max Capacity:
 - 24x FPGA
 - 600MGates

2016

1st Generation Enterprise Prototype Platform



- Protium X1:
 - Xilinx VU440 FPGA
 - Max Capacity: 2-rack
 - 120x FPGA
 - 2.4BGates

2019

2nd Generation Enterprise Prototyping Platform




- Protium X2
 - Xilinx VU19P FPGA
 - Max Capacity: 4-rack
 - 240x FPGA
 - 9.6BGates

2021

Cadence独特的Protium 企业级原型平台

全自动化，快速 Bring-Up



- **超大容量**：可支持最大96亿门的设计规模
- **全自动化**：全自动化的编译流程，数十亿门级别的原型系统可以在1-2周内迅速Bring-up
- **节省人力**：一个工程师即可维护超大规模的FPGA原型系统
- **兼容加速器**：重用Palladium编译脚本，通用外部硬件板卡，不修改客户设计

不需要修改用户设计

- 保持和ASIC一致的时钟
- 自动化的存储模型编译和映射

全自动化的多片FPGA设计分割

- 不需要人工分割设计

全自动化的FPGA 时序约束及收敛


- 不需要人工手写任何时序约束脚本

全自动化集成的FPGA布局布线

- 所有脚本由工具自动生成


Palladium and Protium: Common Front-end Compile

- No need to learn a new front-end compiler
 - Same front-end experience
 - Simply re-target different backend and engine
 -
- One version of IXCOM for
 - Z1, Z2, X1, X2
- One version of HDLICE for
 - Z1, Z2, X2, X2
- Mix and match releases
 - IXCOM, HDLICE, VXE, PTM



Comprehensive Interface Solutions


- EDKs and SpeedBridge Adapters
 - Physical connection to real-world interfaces
- Memory Model Portfolio (MMP)
 - For all on-chip and off-chip memories
 - DDR, Flash, UFS, eMMC, SRAM, ROM etc.
 - **Memory backdoor access**
- Virtual Solutions
 - VirtualBridge, AVIP, Hybrid, Virtual Debug
 - InfiniBand-based link to virtual interfaces
- Palladium only
 - Dynamic Power Analysis with Joules
 - Code and functional coverage
- Protium only: native interfaces
 - Highest throughput
 - “breaks” congruency



Introducing Protium X2

Data-center class Prototyping System

- FPGA-based prototyping platform
 - Fully customizable from single blade (desktop) to multi-rack
 - Mix and match with X1 hardware at the rack level
- Unmatched prototyping productivity
 - 1.5x performance and 2x capacity over X1
 - Fully integrated FPGA place & route
- Datacenter-class prototyping system
 - Up to 2,400MG per rack (480MG per blade)
 - Up to 60 concurrent users per rack (12 users per blade)
 - Multi-rack capable
- Virtualization and Eco-systems
 - Multi-host IXCOM flow with 2x the bandwidth over X1
 - Compatibility with SpeedBridge, VirtualBridge, AVIP and MMP
 - Native support for high-performance interface IP



40MG to 2,400MG
User capacity

16GB to 1,920GB
User memory

200Gb/s
Host I/F per blade

Up to 150MHz
Max perf.

Protium X2 Blade Configurations

- 6U Blade
 - 12 Xilinx VU19P FPGAs
 - 2 boards with 6 FPGAs each
 - Up to 480MG
 - Supports up to 4 IO-cards (SB interfaces)
 - Available now
- 3U Blade
 - 6 Xilinx VU19P FPGAs
 - 1 boards with 6 FPGAs
 - Up to 240MG
 - Supports up to 2 IO-cards (SB interfaces)
 - Available in Q3'21 (see roadmap)
- Common Features
 - 10Gb & 40Gb Ethernet (control & management interface)
 - 200Gbps InfiniBand host interface (IXCOM, AVIP, VB, DPI, Hybrid)
 - 2 daughter-cards per FPGA
 - Can be used as stand-alone desktop system



Protium X2 Rack

- Standard rack size (w×d×h: 35in×53in×74in)
 - Wider and deeper than the X1 rack
- Requires two feet of floor space on each side for cabling and maintenance.
- Up to 5 6U-blades per rack
- Pre-installed PDUs
- Pre-installed 10G ethernet switch
- Has room for host on top
- Has room for InfiniBand Switch
- Removable covers on all sides
- Power requirements (typical):
 - 3U blade: 1,500W
 - 6U blade: 3,000W
 - Full rack: 15,300W
- Cooling: blade fans, front to back airflow



Protium 2023 Updates

- PTM 23.05
 - Software FullVision performance and ALU support
 - Die-based Partitioning (SLR)
 - Record & Replay
 - Streaming DPI push
- Current and Future Projects:
 - **Performance**: Logic and memory synthesis QoR, critical path and multi-clock handling
 - **Compile**: Hierarchical Partition, Partition Replay, Distributed Compile
 - **Debug**: SDL, Deposit, Compiled Streaming Probe, SVA performance



Deployment - Advance Features

- **swFullvision** (have demoed basing ZEKU's database)
 - Dump the whole design signals
 - No compile-time probe
 - Support trigger
- **DCC – Data Capture Card**
 - Probe 16k – 32k signals per card
 - No runtime speed penalty
 - 16M cycles sample @16k signals
 - Support trigger position
- **Save/Restore**
 - Save the snapshot after OS bootup or other time to save run time
 - Save for another job with higher priority
 - Save for issue debug to reduce rerun time

Deployment - SpeedBridge


Prototyping in the real physical environment

- PCIe Gen5
- Ethernet 1G-800G
- MIPI CSI/DSI
- Video HDMI/DP
- USB 3.2 host/device
- 5G
- WLAN
- SAS
- SATA
- SRIO
- JTAG/UART



Palladium: HW/SW Co-verification Environment


Debug



Protium: SW Development on Prototyping

Performance

- 5-10Mhz on Billion Gate design
- Fast bring-up
- Maintain same env with Palladium



Nvidia Pushbutton Prototyping

- Fast, 2-day, migration from emulation to prototyping
- 10x runtime speed-up
- Maintaining emulation congruency – common flow

INTRODUCTION

- Emulation & Prototyping are tape out sign-off tools for every chip at our company
- Emulation flow (Palladium) is well established and signed off 100+ chip tape outs
- Prototyping in use for more than a decade
 - Time consuming task
 - Debug intensive
 - Takes weeks/months to get a design working in FPGA prototyping environment
- How do we reduce the prototyping bringup time from weeks/months to days ?
- Answer : Pushbutton Prototyping – 1+ year old methodology based on Protium platform

3



RESULTS

- Brought up multiple GPU and SoC designs consistently in days compared to Weeks/Months
- Brought up 100M to 350M gate designs on 2/3/4/6 board configs (8 FPGAs to 24 FPGAs)

DESIGNS

SPEED

- Protium delivered 10x to 20x speedup over Palladium emulation speeds
- Design brought up in Cake 1X mode

PUSH BUTTON
PROTOTYPING IS A
REALITY

MEMORY
MODELS

USAGE

- Used following memory models
 - LPDDR3, LPDDR4, GDDR5, GDDR6, HBM2

- Multiple HW & SW teams running workloads on Protium

DeepChip – Protium Voted “Best of 2019”

IBA: - Z2 & X2 “2021 Best Hardware in Semiconductor”



(DAC'19 Item 1a) ----- [12/19/19]

Subject: CDNS Protium crazy fast "Palladium-compiles" #1a for Best of 2019

FAST COMPILES ROCK!: My quick-and-dirty summary of the emulator/prototyper world. Say you have two designs to simulate. One design is 200 million gates, the other design is 1 Billion gates.

	Initial Ramp Up Time / Incremental Compile Time	Operating Speed
Palladium	initial ramp 2-4 weeks	
200 M gates	1.0 hour	1.2 Mhz
1.0 B gates	5.0 hours	800 Khz
Zebu Server 4	initial ramp 4-6 weeks	
200 M gates	25.8 hours (1.1 days)	2.0 Mhz
1.0 B gates	41.2 hours (1.7 days)	750 Khz
HAPS-80	initial ramp 2-3 months	
200 M gates	93.6 hours (3.9 days)	20.0 Mhz
1.0 B gates	146.4 hours (6.1 days)	5.0 Mhz
Veloce Strato	initial ramp 3-5 weeks	
200 M gates	5.1 hours	1.6 Mhz
1.0 B gates	12.5 hours	750 Khz
Protium	ramp 24 hours w/Palladium	
200 M gates	ramp 4-6 weeks w/o Palladium	8.3 Mhz
1.0 B gates	28.8 hours (1.2 days)	4.5 Mhz
	50.4 hours (2.1 days)	

- Technical Innovation of the Year
- Best Hardware in Semiconductor


Palladium® Z2 and Protium™ X2



🌿 Technical Innovation of the Year 🌿
🌿 Best Hardware in Semiconductor 🌿

Protium 平台横向对比

Feature	Protium X1	Protium X2	Comments
容量 & FPGA	VU440	VU19P	
刀片式电路板	1.5亿门/blade	4.8亿门/blade	X2每个刀片集成了12片VU19P FPGA
机柜容量	12亿门	24亿门	48 FPGA per X1 rack; 60 FPGAs per X2 rack
最大可扩充容量	48亿门	96亿门	X1和X2都支持4个机柜级联
典型性能	1x	1.5x	X2相对于X1约有1.5倍提升
服务器主机接口			
控制和管理	10G以太网	40G以太网	
虚拟模型和测试环境	100Gbps InfiniBand	200Gbps InfiniBand	
板上系统架构	PCIe gen3 (2x)	PCIe gen4 (4x)	PCIe gen4 大幅度提升了调试相关速率和流量，如memory upload/download, probing等)
每片FPGA配备的PTMBC接口	24	26 - 31	PTMBC接口数量越多越有利于性能优化
冗余供电模块	无	3+1	
多用户	每个电路板可支持一个用户	单FPGA可支持单用户	
增强的调试能力	DPI	2x DPI throughput 2x – 10x 调试吞吐量	2倍速的IB交换 4倍速的内部总线





cā dence[®]

© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

