

Hi6220V100 Multi-Mode Application Processor

Function Description

Issue 01

Date 2014-12-29

Copyright © HiSilicon Technologies CO., LIMITED. 2014. All rights reserved.

Trademarks and Permissions

HISILICON, and other Hisilicon icons are trademarks of HiSilicon Technologies CO.,


All other trademarks and trade names mentioned in this document are the property of their respective holders.

Notice

The purchased products, services and features are stipulated by the contract made between Hisilicon and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Unless otherwise specified in the contract, all statements, information, and recommendations in this document are provided "AS IS" without warranties, guarantees or representations of any kind, either express or implied.

The information in this document is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents, but all statements, information, and recommendations in this document do not constitute a warranty of any kind, express or implied.

HiSilicon Technologies CO., LIMITED.



About This Document

Purpose

This document describes the function and the basic module of the Hi6220 Soc.

Related Versions

The following table lists the product versions related to this document.

Product Name	Version
Hi6220	V100

Intended Audience

This document is intended for:

- Field application engineers
- Hardware engineers

Update History

Updates between document issues are cumulative. Therefore, the latest document issue contains all updates made in previous issues.

Updates in Issue 01 (2014-12-29)

The first version is released.



Contents

ntroduction	1-1
1.1 Overview	1-1
1.2 Architecture	1-1
1.2.1 Key Features	1-1
1.2.2 Logic Block Diagram	1-3
1.2.3 Application Scope	1-3
1.3 ACPU	1-4
1.3.1 Function	1-4
1.3.2 Interrupt Control	1-4
1.4 Clock Control	1-5
1.4.1 Function Description	1-5
1.4.2 External Clock Inputs.	1-5
1.4.3 Internal Clock Configuration	1-5
1.5 Reset Control	1-5
1.5.1 Function Description	1-5
1.5.2 External POR Source	1-7
1.5.3 PMU Reset Indicator Signal PMU_RST_N	1-7
1.5.4 JTAG Reset	1-7
1.5.5 Internal Reset Source	1-7
1.6 Boot Mechanism	1-8
1.6.1 Mapping Among Pin Configurations, eFUSE Configurations, and Boot Addresses	1-8
1.6.2 Booting from the eMMC (Booted by the BOOTROM)	1-9
1.6.3 USB Bootstrap Booting	1-9
1.7 System Debugging	1-9
1.8 Memory Mapping and Allocation	1-9
System Control	2-1
2.1 PERI_SCTRL	2-1
2.1.1 Function Description	2-1
2.1.2 Register Description	2-1
2.2 RTC	2-9
2.2.1 Function Description	2-9
2.2.2 Register Description	2-9
	ntroduction. 1.1 Overview. 1.2 Architecture



	2.3 Timer	2-13
	2.3.1 Function Description	2-13
	2.3.2 Register Description	2-14
	2.4 Watchdog	2-20
	2.4.1 Function Description	2-20
	2.4.2 Register Description	2-21
	2.5 EDMAC	2-25
	2.5.1 Function Description.	2-25
	2.5.2 Register Description	2-26
3 1	Media Subsystem	3-1
	3.1 Overview	3-1
	3.2 Audio CODEC	3-1
	3.2.1 Overview	3-1
	3.2.2 Features	3-2
	3.3 ADE	3-2
	3.3.1 Overview	3-2
	3.3.2 Register Description	3-2
	3.4 MIPI DSI	3-96
	3.4.1 Function Description	3-96
	3.4.2 Register Description	3-96
4 1	Memory Control	4-1
	4.1 Overview	
	4.2 SD/SDIO/MMC Host Controller	4-1
	4.2.1 Function	
	4.2.2 Register Description	
5 1	Peripheral Interfaces	
J 1	5.1 GPIO	
	5.1.1 Function Description	
	5.1.2 Register Description	
	5.2 I ² C	
	5.2.1 Function Description.	
	5.2.2 Register Description	
	5.3 SPI	
	5.3.1 Function Description.	
	5.3.2 Register Description	
	5.4 UART	
	5.4.1 Function Description.	
	5.4.2 Register Description	
	5.5 USB 2.0	
	5.5.1 OTG Subsystem	
	5.5.2 Register Description	



Contents

A ACPU Interrupts	A-1
B Address Allocation for Registers and Memories	B-1



Figures

Figure 1-1 Logic block diagram	1-3
Figure 5-1 Typical I ² C application circuit	5-14
Figure 5-2 Application block diagram when the SPI connects to a slave	5-45



Tables

Table 1-1 Mapping among pin configurations, eFUSE configurations, and boot addresses	1-8
Table 2-1 Summary of PERI CTRL registers	2-1
Table 2-2 Summary of RTC registers	2-9
Table 2-3 Timer parameters	2-14
Table 2-4 Base addresses for dual-timer registers	2-14
Table 2-5 Summary of timer registers	2-15
Table 2-6 Watchdog functions	2-21
Table 2-7 Summary of watchdog registers	2-21
Table 2-8 DMA requests for the AP EDMAC	2-25
Table 2-9 Summary of EDMAC registers	2-26
Table 3-1 Summary of ADE registers	3-2
Table 3-2 Variables in the offset addresses for ADE registers	3-5
Table 4-1 Summary of MMC registers	4-2
Table 5-1 Base addresses for GPIO0 to GPIO19 registers	5-2
Table 5-2 Summary of GPIO registers	5-2
Table 5-3 Summary of I ² C registers	5-14
Table 5-4 UART features	5-46
Table 5-5 Summary of UART registers	5-46
Table A-1 ACPU interrupt vectors.	A-1
Table B-1 Address ranges of register groups and memories	B-1



1 Introduction

1.1 Overview

The contents of this document are organized as follows:

- Chapter 1 Introduction. This chapter describes the Hi6220 architecture, which is related
 to the processor, clock control, reset control, boot mechanism, and memory mapping and
 allocation.
- Chapter 2 System Control
- Chapter 3 Media System
- Chapter 4 Memory Control
- Chapter 5 Peripheral Interfaces
- Appendix A Interrupt Vectors
- Appendix B: Address Allocation for Registers and Memories

1.2 Architecture

1.2.1 Key Features

Overall Features

- High-pixel photographing, high-definition (HD) video recording, HD video encoding and decoding, and rich multimedia applications such as complex 3D games
- High-speed data communications
- Integrated octa-core 64-bit ARM Cortex-A53 application processor
- Integrated independent Hi-Fi2 audio processor
- ARM TrustZone security mechanism
- Integrated independent hardware encryption and decryption engine
- 533 MHz LPDDR2, 667 MHz LPDDR3, and 800 MHz LPDDR3
- Various peripheral interfaces



- TSMC 28 nm low-power (LP) process
- Ball grid array (BGA) package, 653 pins, 0.48 inch x 0.48 inch body size

Multimedia Features

- 1080p full-HD LCD display
- 1920 x 1080@60 Hz mobile industry processor interface (MIPI) display serial interface (DSI)
- A maximum of 13Mega photograph (13Mega@15 fps and 8Megapixel@30 fps)
- Digital image stabilizer, 4 x 4 digital zoom and multi-area focus
- Dual-stream photographing and preview, zero shutter lag (ZSL)
- Automatic focus (AF), automatic white balance (AWB), and automatic exposure (AE)
- Wide dynamic range (WDR), high dynamic range (HDR), human face detection, and smile recognition
- Embedded video hardware encoder, supporting 1080p@30 fps HD camera
- Embedded video hardware decoder, supporting 1080p@30 fps HD video decoding in the following formats: H.264, SVC, MPEG1/2/4, H.263, VC-1, WMV9, DivX, RV8/9/10, AVS, and VP8
- Embedded Mali450-MP4 GPU, supporting 3D graphics processing, OpenGL ES 1.1/2.0, OpenVG 1.1, 2000Mega@500 MHz, 110M triangle@500 MHz, and 32G flops@500 MHz
- WMA/MP3/AAC/EVS audio encoding and decoding
- Dolby 5.1/7.1, DTS 5.1/7.1 audio channels

Interface Features


- Six universal asynchronous receiver transmitter (UART) interfaces, among which four
 are high-speed UART interfaces, connecting to the NAND flash controller (NFC), global
 positioning system (GPS), Bluetooth (BT), or code division multiple address (CDMA)
 modem devices or working as debugging interfaces
- Four inter-integrated circuit (1²C) interfaces, connecting to devices such as the Coulomb counter, charger, camera flash, NFC, touch panel, keypad, or sensor
- One synchronous physical interface (SPI), SPI master and SPI slave
- Three serial input/output (SIO) (I2S/PCM) interfaces, connecting to the digital FM, BT, or CDMA modem devices
- Private audio CODEC interface, connecting to the audio CODEC
- One USB 2.0 on-the-go (OTG) interface
- One embedded multimedia card (eMMC) interface, one SD memory card interface, and one secure digital input/output (SDIO) interface
- Two pulse-width modulation (PWM) interfaces for backlight adjustment
- One 4-lane MIPI DSI
- One 4-lane MIPI camera serial interface (CSI), one 2-lane MIPI CSI
- LPDDR2/LPDDR3 DDR SDRAMs
- 20 general purpose input/output (GPIO) interfaces



1.2.2 Logic Block Diagram

Figure 1-1 shows the logic block diagram of the Hi6220.

Figure 1-1 Logic block diagram



The Hi6220 consists of the application system and communication system, as shown in Figure 1-1. The application system consists of the ACPU subsystem, graphics processing unit (GPU) subsystem, and media subsystem.

1.2.3 Application Scope

The Hi6220 features multicore, multimode, high performance, and high integration. It integrates various multimedia processing and high-speed communications processing functions, applying to multiple products such as smartphones and tablets.



1.3 ACPU

1.3.1 Function

The ACPU uses the ARM Cortex-A53MPCore octa-core64-bit processor which consists of two ARM Cortex-A53MP4 clusters and a CCI400 conformance controller.

- Maximum working frequency of 1.2 GHz
- Four ARM Cortex-A53 processors configured as symmetric multiprocessing (SMP) in the ARM Cortex-A53MP4 cluster
- L1 cache including the 32 KB I cache (2-way set-associative) and 32 KB D cache (4-way set-associative)
- 512 KB L2 cache of the ARM Cortex-A53MP4 cluster, 16-way set-associative
- Integrated generic interrupt controller (GIC) which supports 128 external interrupt sources
- 8-stage pipeline, AArch64 and AArch32 execution states, and ARMv8 architecture
- Management unit (MMU)
- Floating-point processing unit in the processor core, which supports operations with single- or double-precision in compliance with the IEEE754 standard, NEON instruction, and cryptography instruction
- OSs such as Linux and Android
- Connects to the CoreSight test processing unit over the advanced peripheral bus (APB) interface and supports trace and Joint Test Action Group (JTAG) debugging modes

The ARM Cortex-A53 supports the AArch32 execution state and seven operating modes, and complies with the ARMv7 architecture.

The ARM Cortex-A53 also supports the AArch64 execution state.

1.3.2 Interrupt Control

The ARM Cortex-A53 integrates a GIC for controlling interrupts. The GIC supports the following types of interrupts:

- Software generated interrupt (SGI)
 - A total of 16 SGIs are supported, and SGIs are controlled by writing to registers.
- Private peripheral interrupt (PPI)
 - Each A53 processor corresponds to five PPIs.
- Shared peripheral interrupt (SPI)
 - A total of 128 SPIs are supported. The SPIs can interrupt any A53 processor.

The GIC supports TrustZone. Each interrupt source can be set to secure interrupt source or non-secure interrupt source.

For details about interrupt allocation, see Appendix A "Interrupt Vectors."



1.4 Clock Control

1.4.1 Function Description

The digital baseband (DBB) receives external clock inputs and ABB clock inputs, and uses internal phase-locked loops (PLLs) and clock circuits to generate various internal working clocks required by the DBB.

The DBB can work in normal, slow, doze, or sleep mode. The system clock is dynamically switched according to the DBB operating mode. When the DBB works in normal mode, clock gating is supported to dynamically reduce power consumption.

1.4.2 External Clock Inputs

Sleep Clock

The sleep clock is a 32.768 kHz clock.

Crystal Oscillator Clock

The crystal oscillator clock is a 19.2 MHz clock. After shaping and buffering the crystal oscillator clock, the ABB sends it to the DBB. A stable timeout counter is provided for the crystal oscillator clock, and a 32 kHz clock is used as a reference clock for counting.

1.4.3 Internal Clock Configuration

For details, see the clock reset description of each module.

1.5 Reset Control

1.5.1 Function Description

The Hi6220 reset module provides the following functions:

- Receives inputs from external pin reset sources and internal reset sources, and generates
 reset signals to control the reset of each internal module of the Hi6220.
- Outputs the reset signals to external components.
- Interacts with the power management unit (PMU) and ABB for reset.

All modules in the SoC subsystem use the asynchronous reset and synchronous deassertion modes unless otherwise specified.

1.5.2 External POR Source

The Hi6220 has only one pin input reset source signal, that is, power-on reset (POR) signal RSTIN_N.

When a power-on event is triggered, the PMU inputs the POR signal RSTIN_N to reset all circuits on the Hi6220. RSTIN_N must retain at a low level for more than 100 µs before



release to ensure that the Hi6220 is successfully reset. After dejitter, a 32 kHz clock is sent to various internal clock domains for synchronization.

1.5.3 PMU Reset Indicator Signal PMU_RST_N

During global reset, the Hi6220 outputs a reset indicator signal PMU_RST_N that is sent to the PMU for internal reset. A POR reset signal is triggered again and sent to the Hi6220. A weak pull-up resistor must connect to the PMU_RST_N signal on the board.

1.5.4 JTAG Reset

Hi6220 supports an external JTAG reset signal.

1.5.5 Internal Reset Source

Global Soft Reset

Global soft reset makes the PMU_RST_N output valid and enables the PMU to retrigger POR for the Hi6220.

Global soft reset is triggered in the following scenarios:

- The ACPU watchdog sends a global soft reset request.
- The global watchdog requires global soft reset.
- Over temperature occurs for Tsensor0.

Watchdog Reset

The watchdogs monitor the running status of the processor system. In normal cases, the system software resets the watchdog counters periodically. If watchdog counters are not reset promptly, software is running abnormally, and the watchdogs perform the following operations:

The watchdogs report an exception interrupt, load the initial value for the counters, and recount from the initial value.

If the exception interrupt is not handled (the counters are not reset), the watchdog counters decrease to 0 by step of 1 and then send a watchdog reset request.

1.6 Boot Mechanism

1.6.1 Mapping Among Pin Configurations, eFUSE Configurations, and Boot Addresses

The Hi6220 can boot from the on-chip BOOTROM (bootstrap mode), eMMC, which depends on the inputs of the BOOT_SEL and NAND_BOOT pins and eFUSE configurations.

Table 1-1 describes the mapping among pin configurations, eFUSE configurations, and boot addresses.




Table 1-1 Mapping amo	ng pin con	figurations.	eFUSE configurations	s, and boot addresses
zasie z z mapping amo				, ши соот шиш свяся

BOOT_ SEL	NAND_ BOOT	security_ boot_flg	Boot Mode	Boot Address
0	X	X	Forcible USB bootstrap	0xFFFF_0000
1	0	x	Booted by the BOOTROM, the system starts from the eMMC.	0xFFFF_0000
1	1	X	Reserved	-

1.6.2 Booting from the eMMC (Booted by the BOOTROM)

The pin configurations are as follows:

• BOOT SEL: 1

NAND_BOOT: 0

The eFUSE configuration is as follows:

• security_boot_flg: 0 (non-secure boot)

1: secure boot

1.6.3 USB Bootstrap Booting

The USB bootstrap indicates that images are burnt and modified through the USB port without the intervention of any external storage medium.

The Hi6220 supports the USB bootstrap boot mode. This mode applies to R&D commissioning, factory production, software upgrade, or even mobile phone repair without using the external devices such as the JTAG device and chip burner.

The Hi6220 has an external boot pin that provides combined decoded code for instructing the system to boot in bootstrap mode.

The pin configurations are as follows:

The BOOT_SEL pin is set to 0.

1.7 System Debugging

The Hi6220 supports the following system debugging methods:

- The JTAG interface is provided in compliance with the IEEE1149.1 standard. The ACPU
 can be debugged by connecting the JTAG interface to the emulator.
- ACPU watchdog is provided
- Provides a 16-bit trace interface. The debug system provides pins that output trigger disable signals, and is compatible with various mainstream emulator interfaces such as Trace2, Trace32, and DSTREAM.



1.8 Memory Mapping and Allocation

For details, see Appendix B "Address Allocation for Registers and Memories."

2 System Control

2.1 PERI_SCTRL

2.1.1 Function Description

2.1.1.1 Overview

The PERI_SCTRL supports temperature detection and control module. Detects and controls the temperature by using the TSensor.

2.1.1.2 Temperature Detection Control

The Hi6220 provides a TSensor controller that consists of one local sensor and two remote sensors. The local sensor and remote sensors connect to the TSensor analog parts in the ACPU and G3D and are used to detect and query the working temperatures of the G3D and ACPU respectively. The TSensor controller has a system configuration interface is provided for configuring the TSensor enable status, TSensor temperature threshold, and TSensor temperature interrupt, implementing TSensor temperature correction and hysteresis, reading the temperature, and querying the temperature interrupt status.

2.1.2 Register Description

The base address for PERI_SCTRL registers is 0xF703_0000.

Table 2-1 describes PERI CTRL registers.

Table 2-1 Summary of PERI CTRL registers

Offset Address	Register	Description
0x700	SC_TEMP0_LAG	Tsensor0 temperature comparison lag range register
0x704	SC_TEMP0_TH	Tsensor0 temperature threshold register
0x708	SC_TEMP0_RST_TH	Tsensor0 reset threshold register
0x70C	SC_TEMP0_CFG	Tsensor0 parameter configuration register
0x710	SC_TEMP0_EN	Tsensor0 temperature detection module

Offset Address	Register	Description
		enable register
0x714	SC_TEMP0_INT_EN	Tsensor0 temperature detection interrupt mask register
0x718	SC_TEMP0_INT_CLR	Tsensor0 temperature detection interrupt clear register
0x71C	SC_TEMP0_RST_MSK	Tsensor0 temperature detection reset mask register
0x720	SC_TEMP0_RAW_INT	Tsensor0 temperature detection raw interrupt register
0x724	SC_TEMP0_MSK_INT	Tsensor0 temperature detection mask interrupt register
0x728	SC_TEMP0_VALUE	Detected Tsensor0 temperature register

SC_TEMP0_LAG

SC_TEMP0_LAG is a Tsensor0 temperature comparison lag range register.

	Offset Address												Register Name											Total Reset Value											
	0x700													SC_TEMP0_LAG												0x0000_0000									
Bit	31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	11 10	9	8	7	6	5	4	3	2	1	0			
Name	Name												res	serv	ed														ten	np0_	_lag				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0 0	0	0	0	0	0	0	0	0	0	0			
	Bit	:S		Ac	ce	ss	Na	me					Description																						
	[31	:5]		RW	I		rese	erve	ed				Reserved																						
	[31.0]													Temperature comparison lag range of Tsensor0. The mapping between the configured value for each step and the temperature as follows: 200/255 = 0.7843°C (33.41°F). The configured value range is 0°C to 24.3°C (32°F to 75.74°F). The configured value cannot be greater than any value defined by temperature thresho configuration registers.													e								
	[4:(RW	7		tem	ip0_	_lag	25			three not Oth filte three tem	fred fred erw erin esho per per	old to que vise g is old, atur	ntly ntly in rec an re the	gene y flu terr quir inte hres	ratuctuupted.errusho	te in uate ts an If t upt i	terrander archerent filme terrander archeren	ruj re te en	s com upts, e und the equent emper nerate terrup crease	nsue te ely g atu d. I	emp gene gene is f th	hat erat erat s ab e te nera	the ture ed, ove emp	ten thr and the erat	nperest in the terminal in the	eratu nold terr mpe e is whe	ure of the last of	glit ure ow t	ch				



SC_TEMP0_TH

SC_TEMP0_TH is a Tsensor0 temperature threshold register.

			C	Off	set A		ress	8					Register Name SC_TEMP0_TH											Total Reset Value 0x0000 0000												
D:4	Bit 31 30 29 28 27 26 25 24 23 22										21	20	10							12	1	1 10	. (0			5			2	1	0			
	31					0 .	23	24	23	22					1 /	/ 10	13	14) >	9 (8	7	6		4			1	0			
Name			tem	p0 _.	_3th						to	emp	0_2t	h	_				te	emp	0_	lth						te	em	p0_	Oth					
Reset	0	0 0	0		0 ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0 0	() (0	0	0	0	0	0 0	0	0	0			
	Bit	s	A	CC	ess	ľ	Nai	me					De	scr	ip	tion																				
													Ter	npe	era	ture	thre	sho	old	3 of	f 7	Гsen	SO	r0												
	[31	:24]	RV	W		t	em	p0_	_3tl	1	The encoding mode is the same as that of temperature throaf Tsensor0.													res	eshold 0											
											Temperature threshold 2 of Tsensor0																									
	[23:16] RW temp0_2th												The encoding mode is the same as that of temperature thr of Tsensor0.												resl	eshold 0										
													Temperature threshold 1 of Tsensor0																							
[15:8] RW temp0_1th The encoding mode is the same as that of Tsensor0.													t o	of temperature threshold 0																						
													Temperature threshold 0 of Tsensor0																							
													0x0	0:1	be	low -	ow -60°C (-76°F)																			
													0x0	0x01: -60°C (-76°F) to -59.21569°C (-74.58824°F)																						
													0x0)2: -	-5	9.21	569	°C	(-7	4.5	88	824°	4°F) to -58.43137°C (-73.17647°F)													
													l			138.4 824°		37°(C (-	+28	31.	.176	47°	PF)	to	+13	39.	215	69	9°C						
	[7:0)]	RV	X 7		t	em	p0_	Ωŧŀ	,						139.2			•				24°	PF) 1	to	+14	0°	C (-	+2	84°	F)					
	۲۰۰۱	<i>'</i>]	IX.	vv		ľ	CIII	.po_	_011	1						ove -			,																	
													bin (-7 -60 0x0 (+2 the The	ary 6°F 0°C 01. V 82. ten	cc; (- Wl 58 npe	the tooler. The term of term of term of the term of the term of the term of term of term of term of term of term o	For hreshed to the first tendent from the fir	r ex sho o -5 tem to + s al	tam Id i 59.2 per -140 bov n co	s 0x 2150 atur 0°C e +	, v x0 69 re (-	wher 0. W 0°C (rang +284 40°C	th Vhe -7 ges 1°F (+	ne to en t 4.5 s fro), t -28	em 88 om he 4°I	ten 24° 1+1 thre	atu F), 39 esh	erate in the care	is l ure th 56 is	beloe ra hres 9°C s 0x holo	ow - ngeshold shold FE.	-60 s fr d is Wl	°C rom			

SC_TEMP0_RST_TH

SC_TEMP0_RST_TH is a Tsensor0 reset threshold register.

				Of	ffset	Ado	dres	S							Reg	istei	r Na	me							То	tal I	Rese	et Va	alue			
					02	x708	3							SC_	TEI	MP0	_R	ST_	TH						(0x0(000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														l													ter	np0	_rst_	_th		
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me)				De	scr	ipti	on																
	Bits Access Name [31:8] RW reserved												Res	serv	ed																	
													Res	set t	hre	sho	ld o	of T	sen	sor	0											
	[7:()]		RW	I		tem	nO	rst	th						_			of 1 ld 0					d is	the	saı	me	as t	hat	of		
	[/··	']		1000	,		ton.	ipo_	_150					gen					figu fore						-			•	_			ot

SC_TEMP0_CFG

SC_TEMP0_CFG is a Tsensor0 parameter configuration register.

				Of	ffs	et A	dc	lres	8							Reg	iste	r Na	me							To	tal 1	Res	et V	alue			
					(0x7	0C								S	C_T	ΈM	P0_	CF(3							0x0	000	_000	00			
Bit	31	reserved reserved													18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Bits Access Name															tem	p0_1	test_	_raw	7				rese	ervec	i			temp0_ct_sel_raw	ten		_trin w	n_ra
Reset	Bits Access Name												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Bits Access Name												De	scr	ipt	ion	ļ																
	[31	Bits Access Name [31:20] RW reserved												Res	serv	ed																	
	[19:12] RW temp0_test_raw											000 001 010 011): lo : re): re : re	or0 ocal emo emo emo valu	ser te s te s	nson sens sens	(d or or	efau 1 (<i>A</i> 2 (<i>A</i> 3 (0	alt) ACF ACF	U (clus	ster		sor	0								
	[11	:6]		RW	V		j	rese	erve	ed				Res	serv	/ed																	

		Offset Address 0x70C 1 30 29 28 27 26 25 24 23 22 21 reserved														R	Regi	ste	r Na	me							T	ota	al F	Rese	et Va	alue			
						0x7	70C	7								SC	_TI	EM	P0_	CFO	j							0x	x00	000_	000	00			
Bit	31	30	29	28	3 2	27	26	25	24	23	22	2	21 20	19	1	8	17	16	15	14	13	12	11	10	9	8	7		6	5	4	3	2	1	0
Name					,	ro	ese	rve	d							te	emp	00_t	est_	raw					rese	erve	d			•	temp0_ct_sel_raw	tem		_trim v	ı_ra
Reset	0	0	0	0		0	0	0	0	0	0	(0 0	0	(0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													De	esc	cri	pti	on																	
	[5:4] RW temp0_ct_sel_raw											raw	Tse 00: 01: 10: 11:	: 0 : 6 : 4).76 5.14 19.1	58 1 14 1 152	ns ns m	S	С	onv	vers	sion	n tin	ne											
	[3:0)]		R۱	W			ter	np(_tri	m_	ra	W	Re	se	rve	ed																		

SC_TEMP0_EN


SC_TEMP0_EN is a Tsensor0 temperature detection module enable register.

				Of	ffset	Ado	dres	S							Regi	istei	Na	me							To	tal 1	Rese	et Va	llue			
					0x	710)							S	SC_T	EM	1P0_	EN							(0x0	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															res	erv	ed															temp0_en_raw
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	S	Na	me					De	scr	ipti	on																
	[31	:1]		RW	V		Res	serv	ed																							
	[0]			RW	J		tem		0: c	lisa	or0 t blec bled	l	pera	atur	e d	etec	etion	n m	od	ule	ena	ble										




SC_TEMP0_INT_EN

SC_TEMP0_INT_EN is a Tsensor0 temperature detection interrupt mask register.



SC_TEMP0_INT_CLR


SC_TEMP0_INT_CLR is a Tsensor0 temperature detection interrupt clear register.






SC_TEMP0_RST_MSK


SC_TEMP0_RST_MSK is a Tsensor0 temperature detection reset mask register.



SC_TEMP0_RAW_INT


SC_TEMP0_RAW_INT is a Tsensor0 temperature detection raw interrupt register.





SC_TEMP0_MSK_INT

SC_TEMP0_MSK_INT is a Tsensor0 temperature detection mask interrupt register.



SC_TEMP0_VALUE

SC TEMP0 VALUE is a detected Tsensor0 temperature register.

			Of	fset	Ad	dres	s							Re	egiste	r Na	me							То	tal l	Rese	t Va	lue			
				02	728	3		_			_		SC	_T	EMP	0_V	AL	UE						(0x0	000_	000	0			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											res	erved	l													ter	np0_	_out	t_s		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
															tior	ì															
1																															
Detected Tsensor0 temperature																															
00000000: ≤ −60°C (−76°F) 																															
												001	100)1	1: -	20°(J (-	-4°F	`)												
												011	00	11	0:+	20°(C (+	-68°	F)												
[7:0	0]		RO			tem	1p0_	_ou	t_s			100)11(00	1: +	60°(C (+	-140	O°F)											
												110	001	10	00: +	100	°C ((+2)	12°	F)											
												111	111	11	1:≥	+14	10°C	C (+	-284	4°F))										
												bin	ary	c	odes	. Th	e ir	iter	vaĺ	bet	wee	n c									
	0 Bit [31	0 0 Bits	0 0 0 Bits [31:8]	31 30 29 28 0 0 0 0 Bits Acc [31:8] RW	0 0 0 0 0 0 0 Bits Access [31:8] RW	0x728 31 30 29 28 27 26 0 0 0 0 0 0 0 Bits Access [31:8] RW	0x728 31 30 29 28 27 26 25 0 0 0 0 0 0 0 0 0 Bits Access Na [31:8] RW reserved.	31 30 29 28 27 26 25 24 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:8] RW reserve	0x728 31 30 29 28 27 26 25 24 23 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:8] RW reserved	0x728 31 30 29 28 27 26 25 24 23 22 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:8] RW reserved	0x728 31 30 29 28 27 26 25 24 23 22 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:8] RW reserved	0x728 31 30 29 28 27 26 25 24 23 22 21 20 res 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:8] RW reserved	0x728 31 30 29 28 27 26 25 24 23 22 21 20 19 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:8] RW reserved Determine the property of th	31 30 29 28 27 26 25 24 23 22 21 20 19 18	31 30 29 28 27 26 25 24 23 22 21 20 19 18 1	0x728 SC_TEMP 31 30 29 28 27 26 25 24 25 24 23 22 21 20 19 18 17 16 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	0x728 SC_TEMP0_VALUE 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x728 SC_TEMP0_VALUE 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x728 SC_TEMP0_VALUE 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	0x728 SC_TEMP0_VALUE 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x728 SC_TEMP0_VALUE 0x00 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 reserved Description [31:8] RW reserved Detected Tsensor0 temperature 000000000: ≤ −60°C (−76°F) 001100110: +20°C (+68°F) 11001100: +100°C (+212°F) 11111111: ≥ +140°C (+284°F) Note: The concept of temperature range is introbinary codes. The interval between consecutive	Ox728 SC_TEMP0_VALUE Ox00000_ 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	SC_TEMPO_VALUE	Ox728 SC_TEMPO_VALUE Ox0000_00000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	0x728 SC_TEMPO_VALUE 0x0000_00000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 reserved temp0_out_s Bits Access Name Description [31:8] RW reserved Detected Tsensor0 temperature 000000000: ≤ -60°C (-76°F) 00110011: -20°C (-4°F) [7:0] RO temp0_out_s 111111111: ≥ +140°C (+284°F) Note: The concept of temperature range is introduced for the 8-binary codes. The interval between consecutive temperature code

2.2 RTC

2.2.1 Function Description

The real-time clock (RTC) is used to display time and periodically generate alarms.

The RTC works based on a 32-bit up counter. The initial count value is loaded from RTCLR. The count value increases by 1 on the rising edge of each count clock. When the count value of RTCDR is the same as the value of RTCMR, the RTC generates an interrupt. Then the counter continues to count in incremental mode on the next rising edge of the count clock.

The count clock of the RTC is a 1 Hz clock that is used to convert the count time into a value in the format of year, month, day, hour, minute, and second.

2.2.2 Register Description

- The base address for RTC0 registers is 0xF800_3000.
- The base address for RTC1 registers is 0xF800_4000.


Table 2-2 describes RTC registers.

Table 2-2 Summary of RTC registers

Offset Address	Register	Description
0x000	RTCDR	Data register
0x004	RTCMR	Comparison register
0x008	RTCLR	Load register
0x00C	RTCCR	Control register
0x010	RTCIMSC	Interrupt mask register
0x014	RTCRIS	Raw interrupt status register
0x018	RTCMIS	Masked interrupt status register
0x01C	RTCICR	Interrupt clear register

RTCDR

RTCDR is a data register.



RTCMR

RTCMR is a comparison register.

				Of	ffset	t Ad	dres	S							Reg	giste	r Na	me							То	tal I	Rese	et Va	lue			
]	RTC	MR								()x0(000_	000	0												
Bit													19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RTC	CMF	L														
Reset													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												De	scr	ipt	ion																
	[31:0] RW RTCMR												inte as t	erru he	pt o	e w com npai	par riso	isoı n va	ı va alue	ilue e, ai	. W n R'	her TC	the	e R' erru	TC	DR	val	ue i	is th	_	ame	e


RTCLR

RTCLR is a load register.

				Of		t Ad x008		S							_	iste RTC	r Na CLR	me										t Va _000				
Bit	31	30	29	28	27	26	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name																RTO	CLR															
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	ts		Ac	ces	s	Na	me	•				De	scr	ipti	ion																
	Bits Access Name [31:0] RW RTCLR												RT	C.					alu en v						ie ir	nitia	ıl co	oun	t va	lue	of	the


RTCCR

RTCCR is a control register.




RTCIMSC

RTCIMSC is an interrupt mask register.




RTCRIS

RTCRIS is a raw interrupt status register.




RTCMIS

RTCMIS is a masked interrupt status register.



RTCICR

RTCICR is an interrupt clear register.



2.3 Timer

2.3.1 Function Description

The timer implements the timing and counting functions. It serves as the scheduling clock of the operating system and can be used by applications. The timer provides the tick clock for the operating system and wakes the system from the sleep status by using interrupts.

Hi6620 provides 9 dual-timers in the always-on area. During bus DFS, the reference clock of timers must be constant. All timers can be accessed in secure or non-secure mode, which can be configured. Each dual-timer consists of two timers with identical functions and supports the 32 kHz or 19.2 MHz TCXO clock for counting.

Table 2-3 describes the bus clock, working clock, and count cycle of each timer.

Table 2-3 Timer parameters

Module	Clock Signal	Description	Clock Option	Default Value	Software Clock Gating	Maximum Frequency (MHz)	Reset
TIMER0 -8	pclk_ti mer0-8	Timer bus clock	clk_slow	clk_texo	√	19.2	preset_timer0 -8_n
	clk_time r0-8	Timer working clock	clk_slow	clk_texo	√	19.2	preset_timer0 -8_n
	clk_en_t imer0-8	Timer count enable	Generated by the AO_SC, optional 32 kHz or 19.2 MHz clock	32 kHz	-	-	-



2.3.2 Register Description

The Hi6220 has 9 dual-timers, and each dual-timer has a group of registers. The 9 groups of registers have the same features except for the base addresses and offset addresses. See Table 2-4.

Table 2-4 Base addresses for dual-timer registers

Dual-Timer Register	Base Address
Dual-timer8 registers	0xF8010000
Dual-timer7 registers	0xF800F000
Dual-timer6 registers	0xF800E000
Dual-timer5 registers	0xF800D000
Dual-timer4 registers	0xF800C000
Dual-timer3 registers	0xF800B000
Dual-timer2 registers	0xF800A000
Dual-timer1 registers	0xF8009000
Dual-timer0 registers	0xF8008000

Table 2-5 describes timer registers.

□ NOTE

n indicates the timer ID and its value is 0 or 1. Each dual-timer has two independent timers.

Table 2-5 Summary of timer registers

Offset Address	Register	Description
$0x000 + (0x20 \times n)$	TIMERN_LOAD	Initial count value register of timer <i>n</i>
$0x004 + (0x20 \times n)$	TIMERN_VALUE	Current count value register of timer <i>n</i>
$0x008 + (0x20 \times n)$	TIMERN_CONTROL	Timer control register
$0x00C + (0x20 \times n)$	TIMERN_INTCLR	Interrupt clear register
$0x010 + (0x20 \times n)$	TIMERN_RIS	Raw interrupt status register
$0x014 + (0x20 \times n)$	TIMERN_MIS	Masked interrupt status register
0x018	TIMERN_BGLOAD	Initial count value register in periodic mode

TIMERN_LOAD

TIMERN LOAD is an initial value register of timer n. It saves the initial value of a timer.

When a timer is in periodic mode and the count value decreases to 0, the value of TIMERN_LOAD is reloaded to the counter. When a value is written to TIMERN_LOAD, the current count value is changed to the written value on the next rising edge of the TIMCLK enabled by TIMCLKENn.

The minimum valid value of TIMERN_LOAD is 1. If 0 is written to TIMERN_LOAD, a timing interrupt is generated immediately.

When a value is written to TIMERN_BGLOAD, the value of TIMERN_LOAD is overwritten, but the current value of the timer retains.

If values are written to TIMERN_BGLOAD and TIMERN_LOAD before the rising edge of TIMCLK enabled by TIMCLKENn arrives, the value of the counter is changed to the written value of TIMERN_LOAD at the next rising edge of TIMCLK. Then when the counter reaches 0, the last value written to TIMERN_BGLOAD or TIMERN_LOAD is reloaded.

After the TIMERN_BGLOAD and TIMERN_LOAD registers are written twice respectively, reading TIMERN_LOAD returns the written value of TIMERN_BGLOAD. That is, the return value is the valid value loaded when the counter decreases to 0 for the second time in periodic mode

				Of	ffset	Ad	dres	S							Reg	istei	r Na	me							То	tal I	Rese	et Va	llue			
			(0x0()0 +	(0x	20 x	(n)						T	IME	ERN	_L(DAE)						()x0(000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	on																
	[31	:0]		RW	I		tim	er0	lo	ad		·	Init	ial	cou	nt v	/alu	ie o	f tiı	ner	n											

TIMERN VALUE

TIMERN VALUE is a current count value register of timer n.

After a value is written to TIMERN_LOAD, TIMERN_VALUE immediately reflects the newly loaded value of the counter in the PCLK domain without waiting for the next TIMCLK clock edge enabled by TIMCLKENn.

	Offset Address $0x004 + (0x20 \times n)$														Reg ME				F							otal I 0x00						
Bit	31	30		28		_			23	22	21	20	19				_			12	11	10	9	8	7			4	3	2	1	0
Name															tin	ner0	_val	lue														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me)				De	scr	ipti	ion																
	[31	:0]		RO	1		tim	er0	_va	ılue			No 32- the is v	te: V bit tim vritt	Who TIN ner i ten	en t IEF s sv to T	he tRN_ witc	time VA theo ER	er is ALU I fro N_	s in JE 1 om LO	16- regi 32- AD	bit ster bit i	mo are moe	de, e no de t ope	the ot a	up utor 6-b	per nat it m	16 ical iode	ly s	et t	o 0.	. If

TIMERN_CONTROL

TIMERN_CONTROL is a timer control register. It is used to control the operating mode of the timer and interrupt generation.

		Offset Address $0x008 + (0x20 \times n)$													Reg	giste	r Na	me							То	tal F	Rese	t Va	lue			
			(00x0)8 +	(0x	20 x	n)						TIN	ИEF	N_C	CON	ITR	OL						()x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	2	1 20	19	18	17	16	15	14	13	12	11	1 10	9	8	7	6	5	4	3	2	1	0
Name												res	erve	d											timeren	timermode	intenable	reserved		timerpre	timersize	oneshot
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	Bits Access Name											De	esc1	ipt	ion	L															
	[31:8] -						rese	erve	d				Re	ser	ved																	
							time	erer	l				0:	ner disa ena	ble																	
	[6] RW						tim	erm	ode)			0:	free	-ru	int innir	ng n	nod	le													
	[5] RW intenable											0:	mas	sked	_RI l ske		nter	rup	t m	ask	ζ											
	[4] - reserved												Re	ser	ved																	

					set Ac + (02									Reg IER				OL							tal F Ox00				•		
Bit	31	30 2	9 28	3 2	.7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										1	resei	rved	I											timeren	timermode	intenable	reserved		timerpre	timersize	oneshot
Reset	0	0 (0	(0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s	Ac	cce	ess	Ná	ıme)				De	scr	ipti	ion																
	[3:2] RW timerpre											00: div 01: div 10: div	no lev ideo lev ideo uno	d by el-4 d by el-8 d by	sca y 1. 4 pr y 16 8 pr y 25 ined	esca esca 6.	g. T alin alin	hat g. [is, Гhа Гhа	the t is	cloon, the	e clo	ock ock	free	que que	ncy ncy	of of	the	er is e tim e tim	ner i	
	[1]		RV	W		tin	nersi	ize				0: 1	6-t	er se oit c	our	nter															
	[0] RW oneshot											0: p	eri	mo odio -shc	c m			fre	e-ru	ınni	ng	mo	de								


TIMERN_INTCLR

TIMERN_INTCLR is an interrupt clear register. If any data is written to the register, the interrupt status of the corresponding timer is cleared.

	Offset Address $0x00C + (0x20 \times n)$														Reg	iste	r Na	me							To	tal l	Rese	et Va	lue			
			()x00)C +	- (0x	20 2	(n)						TI	MEI	RN_	_INT	CL	R						(0x0	000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														t	imeı	:0_i	ntclı	.														timern_intclr
Reset	0 0 0 0 0 0 0 0 0 0									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	on																
	[31:1] - timer0_intclr									tclr			Res	serv	ed																	
	[0] WO timern_intcl									tclr					pt c g 1			an i	inte	rruj	ot, a	ınd	wri	tinį	g 0	has	no	effe	ect.			

TIMERN_RIS

TIMERN_RIS is a raw interrupt status register.



TIMERN_MIS

TIMERN_MIS is a masked interrupt status register.

Offset Address														Reg	iste	r Na	me							То	tal I	Rese	et Va	alue			
		(0x01	14+	(0x	20 x	(n)							TIM	ER	N_N	4IS							(0x0(000_	_000	00			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
et 0 0 0 0 0 0 0 0 0 0 0 0													res	serv	ed															timernmis	
0 0 0 0 0 0 0 0 0 0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	s		Ac	ces	s	Na	me	:				De	scr	ipti	ion																
[31	:1]		-			rese	erve	ed				Res	serv	ed																	
[0]			RO)		tim	ern	mis				reg 0: 1	iste No i	r is inte	rea rru _l	d ot is	ge	ner	ateo	d.	cou	inte	er th	nat i	s re	etur	ned	wh	en t	the	
	0 Bit	0 0 Bits	31 30 29 0 0 0 Bits [31:1]	0x01 31 30 29 28 0 0 0 0 Bits Ac [31:1] -	0x014 + 31 30 29 28 27 0 0 0 0 0 Bits Acces [31:1] -	0x014 + (0x 31 30 29 28 27 26 0 0 0 0 0 0 0 Bits Access [31:1] -	0x014 + (0x20 x 31 30 29 28 27 26 25 0 0 0 0 0 0 0 0 Bits Access Na [31:1] - rese	0x014 + (0x20 x n) 31 30 29 28 27 26 25 24 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:1] - reserve	0x014 + (0x20 x n) 31 30 29 28 27 26 25 24 23 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:1] - reserved	0x014 + (0x20 x n) 31 30 29 28 27 26 25 24 23 22 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:1] - reserved	0x014 + (0x20 x n) 31 30 29 28 27 26 25 24 23 22 21 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:1] - reserved	0x014 + (0x20 x n) 31 30 29 28 27 26 25 24 23 22 21 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:1] - reserved [0] RO timernmis	0x014 + (0x20 x n) 31 30 29 28 27 26 25 24 23 22 21 20 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name De [31:1] - reserved Res [0] RO timernmis 0: 1	0x014 + (0x20 x n) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name Descr [31:1] - reserved Reserved Maske registe 0: No in the contraction of the contracti	0x014 + (0x20 x n) TIM 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name Description [31:1] - reserved Reserved Masked in register is 0: No interest 0: No interest	0x014 + (0x20 x n) TIMER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserv 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_N 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x014 + (0x20 x n) TIMERN_MIS 0x00 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 reserved 0x00 reserved Bits Access Name Description [31:1] - reserved Masked interrupt status of the counter that is register is read 0: No interrupt is generated.	0x014 + (0x20 x n) TIMERN_MIS 0x00000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 reserved 0x00000 reserved Bits Access Name Description [31:1] - reserved Masked interrupt status of the counter that is returnegister is read 0: No interrupt is generated.	0x014 + (0x20 x n) TIMERN_MIS 0x0000_000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 reserved Reserved Bits Access Name Description [31:1] - reserved Masked interrupt status of the counter that is returned register is read 0: No interrupt is generated. 0: No interrupt is generated.	0x014 + (0x20 x n) TIMERN_MIS 0x0000_0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 reserved 0x0000_0000 reserved Bits Access Name Description [31:1] - reserved Masked interrupt status of the counter that is returned wheregister is read 0: No interrupt is generated.	Ox014 + (0x20 x n) TIMERN_MIS Ox0000_0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Ox014 + (0x20 x n) TIMERN_MIS

TIMERN_BGLOAD

TIMERN_BGLOAD is an initial count value register in periodic mode.

In periodic mode, when the value of TIMERN_BGLOAD is updated, the value of TIMERN_LOAD is changed to that of TIMERN_BGLOAD. However, the timer counter does not restart counting. After the counter decreases to 0, the value of TIMERN_LOAD (that is, the value of TIMERN_BGLOAD) is reloaded to the counter.

TIMERN_BGLOAD provides another way for accessing TIMERN_LOAD. The difference is that after a value is written to TIMERN_BGLOAD, the timer does not immediately load the value of TIMERN LOAD and restart counting.

				Of	ffset	Ad	dres	S							Reg	isteı	r Na	me							То	tal I	Rese	t Va	lue			
					02	x018	3							TIN	ИER	!N_	BGI	LOA	D						()x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															tim	er0	bglo	ad														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:0]		RW	I		tim	er0	bgl	oad			No	te: ˈ	Γhis	re	gist	e of er d f TI	liffe	ers	fror			ERI	N_L	.OA	AD.	Fo	r de	etail	s, s	ee



2.4 Watchdog

2.4.1 Function Description

The watchdog is used to reset the system within a specified period (the count time can be configured) when an exception occurs in the system. When the count value reaches 0 for the first time, the 32-bit down counter in the watchdog generates an interrupt to notify the CPU and automatically reloads the initial count value and counts in decreasing mode. If the CPU does not clear the interrupt and the count value reaches 0 for the second time, the watchdog sends a system reset signal.

Hi6220 provides one watchdog for ACPU.

Table 2-6 Watchdog functions

Watchdog No.	Function	Interrupt Output To	Reset Request Output To
Watchdog0	Monitors the ACPU. The ACPU controls watchdog0, and the MCU processes reset requests or triggers the global reset.	ACPU	MCU

2.4.2 Register Description

The base address for AP Watchdog registers is 0xF800_5000.

Table 2-7 describes watchdog registers.

Table 2-7 Summary of watchdog registers

Offset Address	Register	Description
0x0000	WDG_LOAD	Initial count value register
0x0004	WDG_VALUE	Current count value register
0x0008	WDG_CONTROL	Control register
0x000C	WDG_INTCLR	Interrupt clear register
0x0010	WDG_RIS	Raw interrupt register
0x0014	WDG_MIS	Masked interrupt register
0x0C00	WDG_LOCK	Lock register

WDG LOAD

WDG_LOAD is an initial count value register. It is used to set the initial value of the internal counter of the watchdog.

				Of	fset	Ad	dres	S							Reg	isteı	. Na	me							То	tal F	Rese	t Va	alue			
					0x	.000	0								WD	G_1	LOA	ΔD							0	xFF	FF_	FFF	FF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															W	/dg_	load	d														
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Bit	s		Aco	ces	s	Na	me	•				De	scr	ipti	on																
	[31	:0]		RW	I		wd	g_l	oad				1												_	dov unt		cou	nte	r. O	nce	

WDG_VALUE

WDG_VALUE is a current count value register. It is used to read the current count value of the internal counter of the watchdog.

				Of	fset	Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	t Va	alue			
					0x	000	4							,	WD	G_V	/AI	UE							0	xFF	FF_	FFI	FF			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															W	dog	valı	ıe														
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Bit	:s		Ac	ces	s	Na	me)				De	scr	ipti	on																
	[31	:0]		RO			wd	ogv	alu	e			Cui	rren	ıt co	un	t va	lue	of	the	cou	nte	r th	at i	s cc	ount	ing	do	wn			

WDG_CONTROL

WDG_CONTROL is a control register. It is used to enable or disable the watchdog and control the interrupt and reset functions.

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							To	tal I	Rese	t Va	alue			
					0x	000	8							W	DG	_CC	ONT	RO	L						(0x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															resei	ved	l														resen	inten
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me	1				De	scr	ipti	on																
	[31	:2]		_			res	erve	ed				Res	serv	ed																	

				Of	fset	Ad	dres	S							Reg										То	tal I	Rese	t Va	alue			
					0x0	000	8							W	DG _.	_CC	NT	RO	L						(0x0(000_	000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														1	resei	ved															resen	inten
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Aco	cess	6	Na	me	!				De	scr	ipti	on																
	[1]	Bits Access Name										0: c	lisa	t ena	ł	e fo	r th	e w	atc	hdo	g re	eset	sig	nal								
	[0] RW inten										0: 7 the 1: I	Γhe wa Botl	cou tcho thog	inte log	r st is c	ops lisa ær a	co ble	unti d.	ing,	the	cu	rrei	nt c	oun	ıt va				s, ar	nd		
													If t	he i	nter cou	rup	t is	dis													s th	ie


WDG_INTCLR

WDG_INTCLR is an interrupt clear register. It is used to clear watchdog interrupts so that the watchdog can reload an initial value for counting. This register has only the write property. Writing any value to this register clears the watchdog interrupts. No written value is recorded in this register and no default reset value is defined.

				Of	ffse	t Ad	dres	S							Reg	giste	r Na	me							То	tal I	Rese	t Va	alue			
					02	k000	С								WD	G_I	NTC	LR									-					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															W	/dg_	inte	lr														
Reset	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
	Bit	ts		Ac	ces	SS	Na	me	:				De	scr	ipt	ion																
	[31	:0]		WC)		wd	g_iı	ntcl	r			reg	iste	r. T	her	g in the an	w	atcl	ndo	g re	loa	ds 1		_					n to	the	e

WDG_RIS

WDG_RIS is a raw interrupt register.



WDG_MIS

WDG_MIS is a masked interrupt register.

				Of		Ad		S							Reg W		r Na MI											et Va				
Bit	31	30	29	28				24	23	22	21	20	19	18					13	12	11	10	9	8	7		5		3	2	1	0
Name															res	serv	ed															wdogmis
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:1]		_			rese	erve	ed				Res	serv	ed																	
	[0]			RO)		wde	ogn	nis				0: 1	No i		rruj	ot is	ge	ner	atec	t sta d or d.			errı	upt	is n	nas	ked	•			

WDG_LOCK

WDG_LOCK is a lock register. It is used to control the read and write permission for watchdog registers.

00																	COSC	t Va	iiuc				
						WD	G_1	LOC	CK							()x00	000_	000	0			
5 25 24 23 2	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						W	dg_	locl	ζ														
0 0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name				De	scri	ipti	on																
						_			_				-			nab	les	the	wr	ite			
						_	-							_		l di	sab	les	the	wri	ite		
wdg_lock						_		_			turr	ıs th	ie lo	ock	sta	tus	but	not	the	e va	lue		
				0x0	000	0_0	000	: Tl	ne v	vrit	e o	pera	itioi	ı is	alle	owe	ed (1	unlo	ock	ed).			
				0x0	000	0_0	001	: Tl	ne v	vrit	e o	pera	itioi	ı is	dis	abl	ed (loc	ked	l).			
	0 0 0 0	0 0 0 0 0 0 Name	0 0 0 0 0 0 0 Name	0 0 0 0 0 0 0 0 Wame wdg_lock	0 0 0 0 0 0 0 0 0 0 0 Name	Name Description Name Description Writing permis Writing permis Writing permis Reading written 0x0000	Name Descripti Writing 0x permission Writing an permission Reading th written to a 0x0000_00	Widg	wdg_lock Name Description Writing 0x1ACC permission for al Writing any value permission for al Reading this region written to this region 0x0000_0000: The Transfer of the	wdg_lock 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	wdg_lock 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	wdg_lock 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Name Description Writing 0x1ACC_E551 to permission for all watchdo Writing any value except 0 permission for all watchdo Reading this register return written to this register. 0x0000_0000: The write of	wdg_lock O O O O O O O O O O O O O O O O O O	wdg_lock 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Name Description Writing 0x1ACC_E551 to this register permission for all watchdog registers Writing any value except 0x1ACC_E permission for all watchdog registers Reading this register returns the lock written to this register. 0x0000_0000: The write operation is	wdg_lock 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	wdg_lock O O O O O O O O O O O O O O O O O O	wdg_lock O O O O O O O O O O O O O O O O O O	wdg_lock O O O O O O O O O O O O O O O O O O	wdg_lock O O O O O O O O O O O O O O O O O O	wdg_lock 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	wdg_lock O O O O O O O O O O O O O O O O O O	wdg_lock Name Description Writing 0x1ACC_E551 to this register enables the write permission for all watchdog registers. Writing any value except 0x1ACC_E551 disables the write permission for all watchdog registers. Reading this register returns the lock status but not the value written to this register. 0x0000_0000: The write operation is allowed (unlocked).

2.5 EDMAC

2.5.1 Function Description

2.5.1.1 Overview

The enhanced direct memory access controller (EDMAC) rapidly transfers data between chip modules.

Hi6220 V100 provides one EDMAC for ACPU.

2.5.1.2 DMA Request Configuration

The EDMAC provides 32 DMA request inputs. Table 2-8 describes the DMA input requests corresponding to peripherals.

Table 2-8 DMA requests for the AP EDMAC

DMA Request No.	Peripheral DMA Interface	DMA Request No.	Peripheral DMA Interface
0	SPI RX	16	Reserved
1	SPI TX	17	Reserved
2	I ² C0 RX	18	Reserved
3	I ² C0 TX	19	Reserved
4	I ² C1 RX	20	Reserved
5	I ² C1 TX	21	Reserved

DMA Request No.	Peripheral DMA Interface	DMA Request No.	Peripheral DMA Interface
6	I ² C2 RX	22	Reserved
7	I ² C2 TX	23	Reserved
8	UART1 RX	24	Reserved
9	UART1 TX	25	Reserved
10	UART2 RX	26	I ² C3 RX
11	UART2 TX	27	I ² C3 TX
12	UART3 RX	28	UART0 RX
13	UART3 TX	29	UART0 TX
14	DigACodec_Audio TX	30	UART4 RX
15	DigACodec_Audio RX	31	UART4 TX

2.5.2 Register Description

The base address for AP EDMAC registers is 0xF737_0000.

Table 2-9 describes EDMAC registers.

□ NOTE

- *in* indicates the number of supported CPU interrupts and its value range is 0–3.
- *cn* indicates the number of supported logical channels and its value range is 0–15.

Table 2-9 Summary of EDMAC registers

Offset Address	Register	Description
0x0000 + 0x40 x in	INT_STAT	Interrupt status register of processor <i>X</i>
0x0004 + 0x40 x <i>in</i>	INT_TC1	Channel transfer completion interrupt status register of processor <i>X</i>
0x0008 + 0x40 x in	INT_TC2	Linked list node transfer completion interrupt status register of processor <i>X</i>
0x000C + 0x40 x in	INT_ERR1	Configuration error interrupt status register of processor <i>X</i>
0x0010 + 0x40 x in	INT_ERR2	Data transfer error interrupt status register of processor <i>X</i>
0x0014 +	INT_ERR3	Linked list read error interrupt status register of



Offset Address	Register	Description
0x40 x in		processor X
0x0018 + 0x40 x in	INT_TC1_MASK	Channel transfer completion interrupt mask register of processor <i>X</i>
0x001C + 0x40 x <i>in</i>	INT_TC2_MASK	Linked list node transfer completion interrupt mask register of processor <i>X</i>
0x0020 + 0x40 x in	INT_ERR1_MASK	Configuration error interrupt mask register of processor X
0x0024 + 0x40 x <i>in</i>	INT_ERR2_MASK	Data transfer error interrupt mask register of processor <i>X</i>
0x0028 + 0x40 x <i>in</i>	INT_ERR3_MASK	Linked list read error interrupt mask register of processor <i>X</i>
0x0600	INT_TC1_RAW	Raw channel transfer completion interrupt status register
0x0608	INT_TC2_RAW	Raw linked list node transfer completion interrupt status register
0x0610	INT_ERR1_RAW	Raw configuration error interrupt status register
0x0618	INT_ERR2_RAW	Raw data transfer error interrupt status register
0x0620	INT_ERR3_RAW	Raw linked list read error interrupt status register
0x660	SREQ	Single transfer request register
0x664	LSREQ	Last single transfer request register
0x668	BREQ	Burst transfer request register
0x66C	LBREQ	Last burst transfer request register
0x670	FREQ	Flush transfer request register
0x674	LFREQ	Last flush transfer request register
0x688	CH_PRI	Priority control register
0x690	CH_STAT	Global DMA status register
0x0698	DMA_CTRL	DMA global control register

INT_STAT

INT_STAT is an interrupt status register of processor *X*.

			(0x00	000		dres (40 x (-3)	_							·		r Na STA											t Va _000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							1	rese	rved															int_	stat							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	ts		Ac	ces	s	Na	me	!				De	scr	ipti	ion																
	[31	:16	5]	-			rese	erve	ed				Res	serv	ed																	
	[15	5:0]		RO	1		int_	_sta	t				cor. 0: N 1: <i>A</i>	resp No i An i	nte nte	d to rrup rrup	ch ot is ot is	ann ge ge	l int els nera nera	15- atec atec	-0. d. d. T	he i	nte	rruj	ot re							

INT_TC1

INT_TC1 is a channel transfer completion interrupt status register of processor *X*.

			(0x00	fset 1 004 + (in =	0x	40 x	_							Regi		r Na TC1											et Va _000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							1	rese	rved															int_	_tc1							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:s		Ac	cess		Na	me					De	scr	ipti	on	•															
	[31	:16]	-			rese	erve	ed				Res	serv	ed																	
	[15	:0]		RO	1		int_	_tc1					eac	h D		\С	cha	nne	el. E	Bits	15-	-0 c	orr	esp	ond	l to	cha	inte				
													1: /	\ tr	ansf	er	con	nple	etio	n in	ter	rupt	is	gen	era	ted.						

INT_TC2

INT_TC2 is a linked list node transfer completion interrupt status register of processor *X*.



			(0x00	ffset 108 - (in =	+ 0x	40 :	-							Reg Il		r Na TC2										Rese					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								rese	rvec	1														int_	_tc2							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:16]	-			res	erve	ed				Res	erv	ed																	
	[15	[0:0]		RO	1		int_	_tc2	,				for 0: N	eac No t	h D ran	M/ sfe	AC r co	cha mp	nne leti	el. E on	Bits inte	15- rruj	-0 o	tra corr s ge	esp ner	onc	l to d.					ipts 0.

INT_ERR1

INT_ERR1 is a configuration error interrupt status register of processor *X*.

			()x00	ffset 0C · (in =	+ 0x	40]	·		r Na ERR										Rese					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								rese	rved	l														int_	err1							
														0	0	0																
Bits Access Name Description [31:16] - reserved Reserved																																
	[15	:0]		RO			int_	_err	1				DM 0: 1 1: A Thi 1. a 2. T 3. T situ 4. V rese 5. T FIX	tus of IAC No co A co as in L co The Che actic The Che Che Che Che Che Che Che Che Che C	eonfi eonfi terr unt ID cha on h en n ed v	anr figu gur upt is fig anr app arr alu fig er.	nel. atic atic ma set he cl co ow e. ure	Bitton on e to 0 links what when the start are the start a	error ee go. aced ects hen	or intene	nnterrate nne a cl	rup upt ed for than than tot a	por t is is g or t tha nel er o	generated that of the color of the the the color of the c	o chemera erate follo f tho than han	nann nted ed. owi e cu pes nels	nels ng i nrei not s is	reas nt c exiless e is	-0.	nel this an 1	6). a	ng

			(0x00	00C	t Ado + 0x = 0-	40 2	-							_	istei IT_E											Rese					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							1	rese	rved	l														int_	err1							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	ts		Ac	ces	s	Na	me					De	scr	ipti	ion																
													7. c	hai	n_e	n is	set	to	a re	eser	ved	va	lue									
														ced							inter										llis	t

INT_ERR2

INT_ERR2 is a data transfer error interrupt status register of processor *X*.

			(0x00	fset 110 + (in =	40 2	-							Reg IN		r Na ERR		e								Rese						
Bit	31 30 29 28 27 26 25 24 23 22 2 reserved												19	18	17	16	15	14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								rese	rved															int_	err2							
Reset													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	6	Na	me					De	scri	ipti	on	l															
	[31	:16]	-			res	erve	ed				Res	erv	ed																	
	[15	:0]		RO			int_	_err	2				cha 0: 1	nne Vo i	el. B	its rrup	15- pt is	-0 s g	ed da corr ener ener	esp atec	ono d.							of e	ach	DI	MА	С

INT_ERR3

INT_ERR3 is a linked list read error interrupt status register of processor *X*.



			(0x00)14	+ 0x		-							Regi IN		r Na ERR										Rese					
Bit	(in = 0-3) 31 30 29 28 27 26 25 24 23 22 21 2 reserved													18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							1	resei	rved	l														int_	err3							
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:16]	-			res	erve	ed				Res	serv	ed																	
	[15	[0:		RO	١		int_	_err	3				DM 0: 1	IAC No i	C ch inter	anr rrup	nel. ot is	Bi s ge	d lir ts 1: ener	5–0 ateo	co d.									ich		

INT_TC1_MASK

INT_TC1_MASK is a channel transfer completion interrupt mask register of processor *X*.

			()x00	fset 118 + (in =	- 0x	40 2	-							Reg				ζ									et Va _000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								rese	rved	l													int	_tc1	_ma	ask						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	•	Na	me					De	scr	ipti	on	•															
	[31	:16]	-			res	erve	ed				Res	serv	ed																	
	[15	:0]		RW	I		int_	_tc1	_m	ask			cha 0: r	nne nas	statu el. B ked mas	its	15-											f ea	ich	DM	IAC	

INT_TC2_MASK

INT_TC2_MASK is a linked list node transfer completion interrupt mask register of processor *X*.

															_	ister TC2		me ASI	ζ									et Va _000				
Bit	31 30 29 28 27 26 25 24 23 22 21 2														17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																							int	_tc2	_ma	ask						
Reset	ne reserved														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	scr	ipt	ion	•															
	[31	:16	5]	-			res	erve	ed				Res	serv	ed																	
	[15	:0]		RW	J		int	tc2	m	ask			of e	each	ı D	MA														terr ls 1:		
	L	,]					_							nas iot i		skec	i															

INT_ERR1_MASK

INT_ERR1_MASK is a configuration error interrupt mask register of processor *X*.

	ne reserved														Regi T_E				K								Rese					
Bit														18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																		int	err	1_m	ask											
Reset	reserved													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	t 0 0 0 0 0 0 0 0 0 0 0 0 0														ipti	on																
	[31	:16]	-			res	erve	d				Res	serv	ed																	
	[15	:0]		RW	V		int_	_err	1_n	nas	k		cha 0: r	nne nas	statu l. B ked mas	its	15-											ch I	OM.	AC		

INT_ERR2_MASK

INT_ERR2_MASK is a data transfer error interrupt mask register of processor *X*.



	reserved														Reg												Rese					
Bit	31 30 29 28 27 26 25 24 23 22 21 2 reserved												19	18	17	16	15	14	4 13	12	11	1 10	9	8	7	6	5	4	3	2	1	0
Name								resei	rved	l													int	_err2	2_m	ask						
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	ss	Na	me					De	scr	ipti	on																
	[31	:16]	-			res	erve	d				Res	serv	ed																	
	[15	:0]		RW	7		int_	_err2	2_n	nas	k		cha 0: 1	nne		its	15-		a trar									n D	MA	ı.C		

INT_ERR3_MASK

INT_ERR3_MASK is a linked list read error interrupt mask register of processor *X*.

			(0x00	ffset 128 (in				Regi T_E													et Va _000										
Bit	31 30 29 28 27 26 25 24 23 22 21 2													18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved																						int_	_err(3_m	ask						
Reset													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												De	scr	ipti	on																
	[31	:16]	-			res	erve	ed				Res	erv	ed																	
	[31:16] - reserved [15:0] RW int_err3_mask											cha	nne					ed li corr									ach	DN	1A(Z		
	[15:0] RW int err3 mask														nas	kec	i															

INT_TC1_RAW

INT_TC1_RAW is a raw channel transfer completion interrupt status register.

				Of		et Ado		S							·		Na										Rese					
					0:	x0600	0							11	νT_	TC	1_R	AW							(0x00	000_	000	0			
Bit	31	30 2	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	1 10	9	8	7	6	5	4	3	2	1	0
Name							1	resei	rved	l													in	t_tc	1_ra	ıw						
Reset													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name													scri	pti	on																
	Bits Access Name [31:16] - reserved													erv	ed																	
	[31:16] - reserved													IAC	ch	anr	nel.		15	5-0		er con								ach		
																					nple	etion	in	terr	upt	is s	zene	rat	ed.			
	[15:0] RWC int_tc1_raw																				-	tion			•							
													Wh	en t	his	reg	giste	er is	wı	ritte	n:											
													1: 7	The	cha	nne	el tr	anst	er	cor	np	letio	n ir	iter	rup	t is	clea	rec	1.			
													0: 7	The	ori	gina	al v	alue	is	reta	ain	ned.										

INT_TC2_RAW

INT_TC2_RAW is a raw linked list node transfer completion interrupt status register.

				Of	fset	Ado	dress	3							Reg	istei	Na	me							То	tal I	Rese	et Va	alue			
					0x	060	8							I	NT_	TC	2_R	AW							(0x00	000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							r	l .												in	t_tc	2_ra	ıw									
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Aco	ces	s	Naı			De	scr	ipti	ion																			
	[31	:16]	-				Res	erv	ed																						
		Bits Access Name [31:16] - reserved													tatu: OM/																	
													Wh	en	this	reg	giste	er is	rea	ad:												
													0: N	No I	link	ed l	ist	nod	le tr	ans	fer	cor	npl	etic	n iı	nter	rup	t is	gen	era	ted.	
	[15	:0]		RW	/C		int_	tc2_	ra	W			1: /	\ li	nke	d li	st n	ode	tra	nsf	er c	com	plet	tior	int	erri	upt	is g	ene	rate	ed.	
													Wh	en	this	reg	giste	er is	wı	itte	n:											
													1: 7	he	linl	ked	list	no	de t	ran	sfe	r co	mp	leti	on i	inte	rruj	pt is	cle	eare	d.	
													0: 7	The	ori	gina	ıl v	alue	is	reta	aine	ed.										



INT_ERR1_RAW

INT_ERR1_RAW is a raw configuration error interrupt status register.

			Of				3					_				V.															
				UA	001	0							1111	1_1	ZIVIV	'1_I	(A V	v							UXU	000_	_000				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						I	eser	ved														int	_er	r1_1	aw						
0 0 0 0 0 0 0 0 0 0 0												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits Access Name												De	scri	pti	on																
Bits Access Name												Res	serv	ed																	
												Bits	s 15	-0	cor	res	pon	d to	ch	anr	els	15	-0.		•		ea	ch c	har	nne	1.
												0: N	No c	onf	igu	rati	on	erre	or i	nter	rup	t is	gei	nera	ated	l.					
15:	:0]		RW	/C		int_	err1	l_ra	aw			1: /	A co	nfi	gur	atic	n e	rro	r int	terr	ıpt	is g	gene	erat	ed.						
												Wh	en t	his	reg	giste	er is	s wi	ritte	n:											
												1: 7	The	con	fig	ura	tior	eri	ror	inte	rruj	pt is	s cl	ear	ed.						
												0: 7	The	orig	gina	ıl v	alu	e is	reta	aine	d.										
	0 3it :	0 0 Bits	0 0 0 0 3its 31:16]	31 30 29 28 0 0 0 0 3its Acc 31:16]	0x 31 30 29 28 27 0 0 0 0 0 3its Access 31:16]	0x061 31 30 29 28 27 26 0 0 0 0 0 0 0 Bits Access 31:16]	0x0610 31 30 29 28 27 26 25 0 0 0 0 0 0 0 0 3its Access Nat 31:16] - rese	reser 0 0 0 0 0 0 0 0 0 0 Bits Access Name 31:16] - reserve	0x0610 31 30 29 28 27 26 25 24 23 reserved 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name 31:16] - reserved	0x0610 31 30 29 28 27 26 25 24 23 22 reserved 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name 31:16] - reserved	0x0610 31 30 29 28 27 26 25 24 23 22 21 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name 31:16] - reserved	0x0610 31 30 29 28 27 26 25 24 23 22 21 20 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name 31:16] - reserved 15:0] RWC int_errl_raw	0x0610 31 30 29 28 27 26 25 24 23 22 21 20 19	0x0610 IN 31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x0610 INT_E 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x0610 INT_ERR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Description 31:16] - reserved Reserved Raw status of Bits 15-0 cor 0: No configuration 15:0] RWC int_err1_raw 1: A configuration 15:10] The configuration 1: The configuration	0x0610 INT_ERR1_F 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x0610 INT_ERR1_RAV 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 reserved Description 31:16] - reserved Reserved Raw status of the collists 15-0 correspond 0: No configuration 15:0] RWC int_err1_raw 1: A configuration end 1: The configuration 1: The configuration	Ox0610	0x0610 INT_ERR1_RAW 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 reserved Description 31:16] - reserved Reserved Raw status of the configuration error in the	Ox0610 INT_ERR1_RAW	0x0610 INT_ERR1_RAW 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Ox0610	Ox0610	Ox0610 INT_ERR1_RAW	0x0610 INT_ERR1_RAW 0x06 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 reserved	Ox00610 INT_ERR1_RAW Ox0000	Ox0610 INT_ERR1_RAW Ox0000_000	Ox0610 INT_ERR1_RAW Ox0000_0000	15:0] RWC	Ox0610 INT_ERR1_RAW Ox0000_0000

INT_ERR2_RAW

INT_ERR2_RAW is a raw data transfer error interrupt status register.

				Of		Add	dress 8	3							Reg VT_I				V							otal I 0x00						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							1	esei	rved	1													int	_er	r2_r	aw						
Reset	reserved											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0 0 0 0 0 0 0 0 0 0												De	scr	ipti	on																
	Bits Access Name												Res	erv	ed																	
	[31:16] - reserved												Rav 15-											rup	ots 1	for e	eacl	n ch	anr	nel.	Bit	S
													0: N	No c	lata	tra	nsf	er e	rro	r in	terr	upt	is g	gen	erat	ed.						
	[15	:0]		RW	'C		int_	err	2_r	aw			1: /	A da	ıta t	ran	sfe	r er	ror	inte	rru	pt is	s ge	nei	ate	d.						
													Wh	en 1	this	reg	giste	er is	8 W1	itte	n:											
													1: 7	The	dat	a tra	ans	fer	erro	or ir	iter	rup	tis	cle	are	d.						
													0: T	The	orig	gina	ıl v	alu	e is	reta	ine	d.										

INT_ERR3_RAW

INT_ERR3_RAW is a raw linked list read error interrupt status register.

				Of	ffs	et Ad	dres	S							Reg	giste	r Na	me							To	otal l	Rese	et Va	alue			
					0)x062	0							IN	IT_	ERR	23_F	RAW	7							0x00	000_	_000	00			
Bit	31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								rese	erve	d													in	t_er	r3_r	aw						
Reset	0												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	Bits Access Name											De	scr	ipt	ion																
	Bits Access Name												Res	serv	ed																	
																s of								iteri	rup	ts fo	or e	ach	cha	nne	el. I	Bits
													0:1	No 1	ink	ced 1	list	reac	l er	ror	inte	erru	pt i	is g	ene	rate	ed.					
	[15	[5:0] RWC int err3 raw											1: /	A li	nke	d li	st re	ead	err	or i	ntei	rup	t is	ge	nera	ated	l.					
													Wh	en	this	s reg	giste	er is	WI	ritte	n:											
													1: 7	Γhe	lin	ked	list	rea	d e	rro	r in	terr	upt	is (elea	red						
													0: 7	Γhe	ori	gina	al v	alue	is	ret	aine	d.										

SREQ

SREQ is a single transfer request register.

	lame														Reg	iste	r Na	me	•						То	tal I	Rese	t Va	alue			
	Bit 31 30 29 28 27 26 25 24 23 22 21 2															SRI	ΕQ								(0x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																sr	eq															
Reset	eset 0 0 0 0 0 0 0 0 0 0 0 0													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
														scr	ipt	ion																
															er t	o ge	ene	rate	e the	e Di	MA	sin	gle	tra	nsf	er r	equ	est				
	Bits Access Name													en 1	this	reg	giste	er i	is wr	itte	n:											
													0: r	io e	ffe	et																
	[31	:0]		RW	I		srec	4									_		ransf rresp				•	_			Wł	nen	the	tra	nsfe	er
													Wh	en 1	this	reg	giste	er i	is rea	ad:												
														The uest		res	pon	dir	ng pe	erip	her	al d	loes	s no	t in	itia	te a	sin	gle	tra	nsf	er
													1: 7	The	coı	res	pon	dir	ng pe	erip	her	al ii	niti	ates	as	sing	le t	ran	sfer	rec	lue	st.



LSREQ

LSREQ is a last single transfer request register.

				Of								_																				
	nme															LSR	EQ								(JXU(000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	District Street Street																															
Reset	Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	0	0														
															ion																	
	Reset																															
	eset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																															
	Bits Access Name Description Whether to generate the DMA last single transfer request When this register is written: 0: no effect 1: A DMA last single transfer request is generated. When the transfer is complete, the corresponding bit is cleared. When this register is read:																															
	Г31	-01		R W.	I		lsre	ď																					hen	the	•	
	Bits Access Name Description Whether to generate the DMA last single transfer request When this register is written: 0: no effect 1: A DMA last single transfer request is generated. When the transfer is complete, the corresponding bit is cleared. When this register is read: 0: The corresponding peripheral does not initiate a last single transfer request.																															
																		din	g p	erip	her	al d	loes	s no	t in	itia	te a	las	t si	ngle	•	
													1: 7 req			res	pon	din	g p	erip	her	al i	niti	ates	s a l	ast	sin	gle	trar	sfe	r	

BREQ

BREQ is a burst transfer request register.

	ne														Re	giste BRI		me							tal I 0x00						
					02	1000	,									DI	ĽŲ								JAUC	,00_	_000	<i>.</i>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	7 16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ne															br	eq														
Reset	et 0 0 0 0 0 0 0 0 0 0 0 0												0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0
													De	scr	ip	tion															
	[31	1:0]		RW	V		bre	q					Wh 0: r 1: Z cor Wh 0: 7 req	nen A D nple nen Γhe ues	thing the country that the country the cou	is reg	urst con giste	rate ther is we transfer especially a responsible for is redding plugger and the second secon	ritt er r ndi ead:	equ ng l	iest is	is go	ene eare	rate ed. t in	ed. V	Who	en t	rst 1	ran	sfe	r



LBREQ

LBREQ is a last burst transfer request register.

3 2 1 0
0 0 0 0
0 0 0 0
est
en the
t burst
ansfer
t

FREQ

FREQ is a flush transfer request register.

	ne														Reg	istei	r Nai	ne							To	otal 1	Rese	et Va	alue			
					0x	670)									FRI	EQ									0x0	000_	_000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							fre	eq																								
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	3	Na	me)				De	scri	ipti	on																
								Wh	eth	er to	o ge	ener	ate	the	e Di	MA	flu	sh	trar	sfe	r re	que	st									
													Wh	en 1	this	reg	giste	r is	S W1	itte	n:											
												0: r	io e	ffec	t																	
	[31	:0]		RW	V		frec	7									ısh cor						_			ed. '	Wh	en t	he t	ran	sfe	r is
													Wh	en t	this	reg	giste	r is	s rea	ad:												
														The uest		res	pon	lin	g p	erip	her	al c	loes	s no	t in	itia	te a	flu	sh t	ran	sfe	r



LFREQ

LFREQ is a last flush transfer request register.

				Of		Ado 674	dress	5							·		r Nai EQ	ne										et Va _000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																lfr	eq															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	scr	ipti	on																
													Wh	eth	er to	o ge	ener	ate	the	e Di	MA	las	t fl	ush	tra	nsfe	er re	eque	est			
													Wh	en 1	this	reg	giste	r is	wı	itte	n:											
													0: n	o e	ffec	t																
	Г31	:0]		RW	I		lfre	a									st fl nple					-		-	-				en	the		
	LJI	.0]		10,11	'		1110	Ч					Wh	en 1	this	reg	giste	r is	rea	ad:												
													0: T tran				ponest.	din	g po	erip	her	al c	loes	s no	t in	itia	te a	las	t flu	ısh		
													1: T requ			res	pon	din	g po	erip	her	al i	niti	ates	s a l	ast	flu	sh tı	rans	sfer		

CH_PRI

CH_PRI is a priority control register.

			Of	ffset Ad 0x688					Register						Reset Va		
Bit	31 30	29	28	27 26	25 24	23 22	21 20	19 18	17 16	15 14	13 12	11 10	9 8	7 6	5 4	3 2	1 0
Name	ch15_pri		ch14_pri	ch13_pri	ch12_pri	ch11_pri	ch10_pri	ch9_pri	ch8_pri	ch7_pri	ch6_pri	ch5_pri	ch4_pri	ch3_pri	ch2_pri	ch1_pri	ch0_pri
Reset	0 0	0	0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
	Bits		Ac	cess	Name	!		Descr	iption								
	[31:30]	RW	V	ch15_ţ	ori		Priority 2'b00: 2'b01: 2'b10: 2'b11:	priority priority priority	/ 0 (hig / 1 / 2	ghest)						
	[29:28]	RW	V	ch14_p	ori		Priority 2'b00: 2'b01: 2'b10: 2'b11:	y of chapriority priority priority	annel 1 / 0 (hig	4 ghest)						
	[27:26]	RW	V	ch13_p	ori		Priorit _y 2'b00: 2'b01: 2'b10: 2'b11:	priority priority priority	/ 0 (hig / 1 / 2	ghest)						
	[25:24]	RW	V	ch12_r	ori		Priority 2'b00: 2'b01: 2'b10: 2'b11:	priority priority priority	/ 0 (hig / 1 / 2	ghest)						
	[23:22]	RW	V	ch11_p	ori		Priorit 2'b00: 2'b01: 2'b10: 2'b11:	priority priority priority	/ 0 (hig / 1 / 2	ghest)						
	[21:20]	RW	V	ch10_r	ori		Priorit 2'b00: 2'b01: 2'b10: 2'b11:	priority priority priority	/ 0 (hig / 1 / 2	ghest)						



		O	ffset Ad 0x688					Register CH_						Reset Va 000_000		
Bit	31 30 2	29 28	27 26	25 24	23 22	21 20	19 18	17 16	15 14	13 12	11 10	9 8	7 6	5 4	3 2	1 0
Name	ch15_pri	ch14_pri	ch13_pri	ch12_pri	ch11_pri	ch10_pri	ch9_pri	ch8_pri	ch7_pri	ch6_pri	ch5_pri	ch4_pri	ch3_pri	ch2_pri	ch1_pri	ch0_pri
Reset	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
	Bits	Ac	cess	Name	!		Descr	iption								
	[19:18]	RV	V	ch9_pi	ri		2'b00: 2'b01: 2'b10:	y of ch priority priority priority	y 0 (hig y 1 y 2	ghest)						
	[17:16]	RV	V	ch8_pi	ri		2'b00: 2'b01: 2'b10:	y of ch priority priority priority	y 0 (hig y 1 y 2	ghest)						
	[15:14]	RV	V	ch7_pi	ri		2'b00: 2'b01: 2'b10:	y of ch priority priority priority priority	y 0 (hig y 1 y 2	ghest)						
	[13:12]	RV	V	ch6_pı	ri		2'b00: 2'b01: 2'b10:	y of ch priority priority priority priority	y 0 (hig y 1 y 2	ghest)						
	[11:10]	RV	V	ch5_pi	ri		2'b00: 2'b01: 2'b10:	y of ch priority priority priority priority	y 0 (hig y 1 y 2	ghest)						
	[9:8]	RV	V	ch4_pr	ri		2'b00: 2'b01: 2'b10:	y of ch priority priority priority priority	y 0 (hig y 1 y 2	ghest)						

			Of	fset Ad					R	Register CH_	r Name PRI								otal I 0x00						
Bit	31 30	29	28	27 26	25 24	23 22	21 20	19 1	.8 1	17 16	15 14	13	3 12	11	1 10	9	8	7	6	5	4	3	2	1	0
Name	ch15_pri		ch14_pri	ch13_pri	ch12_pri	ch11_pri	ch10_pri	ch9_pri	1	ch8_pri	ch7_pri		ch6_pri		ch5_pri		ch4_pri		ch3_pri	: 040	cnz_pn		cn1_pri		ch0_pri
Reset	0 0	0	0	0 0	0 0	0 0	0 0	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits		Ac	cess	Name	!		Des	crij	ption															
	[7:6]		RW	7	ch3_pi	ri		2'b0(2'b01 2'b1(0: p 1: p 0: p	oriority oriority oriority		ghe													
	[5:4]		RW	I	ch2_pi	ri		2'b0(2'b0] 2'b1(0: p 1: p 0: p	oriority oriority oriority		ghe													
	[3:2]		RW	I	ch1_pi	ri		2'b0(2'b01 2'b1(0: p 1: p 0: p	oriority oriority oriority		ghe													
	[1:0]		RW	7	ch0_pr	ri		2'b0(2'b01 2'b1(0: p 1: p 0: p	oriority oriority oriority		ghe													

CH_STAT

CH_STAT is a global DMA status register.

				Of	ffset	t Ad	dres	S							Reg	iste	r Na	me							То	tal l	Rese	t Va	alue			
					0:	x690)								CI	H_S	TA	Γ							(0x0	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								rese	rvec	l														ch_	stat							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	!				De	scr	ipti	on																
	[31	:16]	-			res	erve	ed				Res	serv	ed																	
	[15	:0]		RO)		ch_	_sta	t				1: 7	Γhe	cor cor	res	pon	din	g D								_	ng.				

DMA_CTRL

DMA_CTRL is a DMA global control register.

				Of		Ad 069	dress 8								Reg DM		r Na CTI										Rese					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													re	serv	ed													conf_out4		reserved	halt_req	halt_ack
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	5	Nar	ne					De	scr	ipti	on																
	[31	:5]		-			rese	rve	d				Res	serv	ed																	
													1: 7	ien 1 Γhe Γhe	out	staı	ndiı	ng r	num	ber	is	4.	out	star	ndiı	ng 1	num	ber	is	8:		
	[4]			RW	7		conf	f_oı	ıt4					en not												ng ı	num	ber	is	4, tl	nis t	oit
													cha		els a	re i	idle	ano	d th	e co	orre	spc	ndi	ng	СН	_S'	only TAT					
	[3:2	2]		-			rese	rve	d				Res	serv	ed																	

				Of	fset 0x0	Ado 0698		5							_	istei										tal F 0x00				;		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													res	serv	ed													conf_out4		reserved	halt_req	halt_ack
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	6	Na	me					De	scr	ipti	ion																
	[1]			RW	I		halt	re	eq				Wh 1: Thalt 0: Thento Wh 1: A	en the sta	this DM tus DM this	bit IA IA e ha bit	is r has has alt s is v	reac rec no tatu writ	d: t recus. tten	red to	the /ed nitia		rec	que: t re	st b que					A h		e
	[0]			RW	/C		halt	c_ac	ek				Wh 1: T 0: T Wh 1: T	en the The en the	this DM DM this	bit IA IA bit IA	is r has has is v halt	ent not writ	l: tere t en tten atus	ed thetere	ne h ed ti	alt she he he is	stat nalt d.	us. stat	tus.							



3 Media Subsystem

3.1 Overview

The media subsystem provides the following superior functions:

- Captures videos and images.
- Encodes and decodes videos and images.
- Accelerates image 3D processing.
- Supports video post-processing such as scaling, image combination, and image rotation.
- Controls display over various interfaces such as the mobile industry processor interface (MIPI) and parallel port.

The media subsystem consists of:

- Graphics processing unit (GPU) subsystem
 It generates G3D graphics data, combines image data, and implements special effect processing for image data.
- Image signal processor (ISP) subsystem
 It captures images and supports two MIPIs.
- Advanced display engine (ADE) subsystem

 It combines image data, displays images, and supports the screens with the MIPI and parallel port. For details, see section 3.3 "ADE" and section 3.4 "MIPI DSI."
- Video subsystem
 It encodes and decodes videos and images.

3.2 Audio CODEC

3.2.1 Overview

The audio CODEC supports switching of various audio scenarios including the call, MP3 playback, Bluetooth (BT), voice, digital FM, and hybrid scenarios. It has embedded digital-to-analog converter (DAC)/analog-to-digital converter (ADC) digital filter channels and multiple audio peripheral interfaces such as the serial interface, I²S interface, and DMIC.

3.2.2 Features

The audio CODEC has the following features:

- Flexible configurations for meeting requirements of various application scenarios
- Sampling rate of 8 kHz, 16 kHz, or 48 kHz for the DAC
- Sampling rate of 8 kHz, 16 kHz, or 48 kHz for the ADC
- 16-bit stereo DAC and ADC (data width of 16 bits, 18 bits, 20 bits, or 24 bits)
- Two DAC channels: stereo audio-left and audio-right channels
- Two ADC channels: stereo audio-left and audio-right channels

3.3 ADE

3.3.1 Function Description

As a display channel of the Balong V800R100 chip, the ADE overlays graphics layers, supports display post-processing, and controls display timings. The ADE supports the RGB parallel interface that can connect to display interface IPs such as the MIPI DSI and HDMI.

3.3.2 Register Description

The base address for ADE registers is 0xF410_0000.

Table 3-1 describes ADE registers.

Table 3-1 Summary of ADE registers

Offset Address	Offset Address	Register
0x0000	ADE_VERSION	ADE version register
0x0004	ADE_CTRL	ADE global control register 0
0x0018	ADE_DISP_SRC_CFG	Online display channel data source selection register
0x0040	ADE_CTRAN5_TRANS_CFG	CTRAN5 lower-level channel data transfer enable register
0x0070	ADE_SOFT_RST0	Submodule soft reset register 0
0x0074	ADE_SOFT_RST1	Submodule soft reset register 1
0x0078	ADE_SOFT_RST_SEL0	Submodule soft reset source selection register 0
0x007C	ADE_SOFT_RST_SEL1	Submodule soft reset source selection register 1
0x009C	ADE_AUTO_CLK_GT_EN0	ADE submodule automatic clock gating control register 0
0x00A0	ADE_AUTO_CLK_GT_EN1	ADE submodule automatic clock gating



Offset Address	Offset Address	Register
		control register 1
0x00AC	ADE_RELOAD_DIS0	Submodule hardware sync mask register 0
0x00B0	ADE_RELOAD_DIS1	Submodule hardware sync mask register 1
0x0100	ADE_EN	ADE global enable register
0x0C00	INTR_INIT_STATE_CPU_0	CPU raw interrupt status register 0
0x0C04	INTR_INIT_STATE_CPU_1	CPU raw interrupt status register 1
0x0C08	INTR_MASK_STATE_CPU_0	CPU masked interrupt status register 0
0x0C0C	INTR_MASK_STATE_CPU_1	CPU masked interrupt status register 1
0x1400	RD_CH_DISP_PE	RD_CH_DISP performance control register
0x1404	RD_CH_DISP_CTRL	RD_CH_DISP channel control register
0x1408	RD_CH_DISP_ADDR	RD_CH_DISP data block start address register
0x140C	RD_CH_DISP_SIZE	RD_CH_DISP data block size register
0x1410	RD_CH_DISP_STRIDE	RD_CH_DISP data block stride register
0x1414	RD_CH_DISP_SPACE	RD_CH_DISP data block space size register
0x1420	RD_CH_DISP_BLANK_OFFS ET	RD_CH_DISP blank data block offset register
0x1424	RD_CH_DISP_BLANK_SIZE	RD_CH_DISP blank data block size register.
0x1428	RD_CH_DISP_BLANK_SPAC E	RD_CH_DISP blank data block space size register
0x142C	RD_CH_DISP_EN	RD_CH_DISP enable register
0x1430	RD_CH_DISP_STATUS	RD_CH_DISP working status register
0x5404	ADE_CTRAN5_DIS	CTRAN5 CSC bypass register
0x5408	ADE_CTRAN5_MODE_CHO OSE	CTRAN5 mode control register
0x540C	ADE_CTRAN5_STAT	CTRAN5 status register
0x5410	ADE_CTRAN5_CHDC0	CTRAN5 transform constant register 0
0x5414	ADE_CTRAN5_CHDC1	CTRAN5 transform constant register 1
0x5418	ADE_CTRAN5_CHDC2	CTRAN5 transform constant register 2
0x541C	ADE_CTRAN5_CHDC3	CTRAN5 transform constant register 3

Offset Address	Offset Address	Register
0x5420	ADE_CTRAN5_CHDC4	CTRAN5 transform constant register 4
0x5424	ADE_CTRAN5_CHDC5	CTRAN5 transform constant register 5
0x5428	ADE_CTRAN5_CSC0	CTRAN5 transform coefficient register 0
0x542C	ADE_CTRAN5_CSC1	CTRAN5 transform coefficient register 1
0x5430	ADE_CTRAN5_CSC2	CTRAN5 transform coefficient register 2
0x5434	ADE_CTRAN5_CSC3	CTRAN5 transform coefficient register 3
0x5438	ADE_CTRAN5_CSC4	CTRAN5 transform coefficient register 4
0x543C	ADE_CTRAN5_IMAGE_SIZE	CTRAN5 image size register
0x5440	ADE_CTRAN5_CFG_OK	CTRAN5 configuration completion indicator register
0x5504	ADE_CTRAN6_DIS	CTRAN6 CSC bypass register
0x5508	ADE_CTRAN6_MODE_CHO OSE	CTRAN6 mode control register
0x550C	ADE_CTRAN6_STAT	CTRAN6 status register
0x5510	ADE_CTRAN6_CHDC0	CTRAN6 transform constant register 0
0x5514	ADE_CTRAN6_CHDC1	CTRAN6 transform constant register 1
0x5518	ADE_CTRAN6_CHDC2	CTRAN6 transform constant register 2
0x551C	ADE_CTRAN6_CHDC3	CTRAN6 transform constant register 3
0x5520	ADE_CTRAN6_CHDC4	CTRAN6 transform constant register 4
0x5524	ADE_CTRAN6_CHDC5	CTRAN6 transform constant register 5
0x5528	ADE_CTRAN6_CSC0	CTRAN6 transform coefficient register 0
0x552C	ADE_CTRAN6_CSC1	CTRAN6 transform coefficient register 1
0x5530	ADE_CTRAN6_CSC2	CTRAN6 transform coefficient register 2
0x5534	ADE_CTRAN6_CSC3	CTRAN6 transform coefficient register 3
0x5538	ADE_CTRAN6_CSC4	CTRAN6 transform coefficient register 4
0x553C	ADE_CTRAN6_IMAGE_SIZE	CTRAN6 image size register
0x5540	ADE_CTRAN6_CFG_OK	CTRAN6 configuration completion indicator register
0x7400	LDI_HRZ_CTRL0	LDI horizontal scanning control register 0
0x7404	LDI_HRZ_CTRL1	LDI horizontal scanning control register 1
0x7408	LDI_VRT_CTRL0	LDI vertical scanning control register 0



Offset Address	Offset Address	Register
0x740C	LDI_VRT_CTRL1	LDI vertical scanning control register 1
0x7410	LDI_PLR_CTRL	LDI signal polarity control register
0x7414	LDI_DSP_SIZE	LDI display size register
0x7418	LDI_3D_CTRL	LDI 3D display control register
0x741C	LDI_INT_EN	LDI interrupt mask register
0x7420	LDI_CTRL	LDI control register
0x7424	LDI_ORG_INT	LDI raw interrupt status register
0x7428	LDI_MSK_INT	LDI masked interrupt status register
0x742C	LDI_INT_CLR	LDI interrupt clear register
0x7430	LDI_WORK_MODE	LDI writeback control register
0x7434	LDI_HDMI_DSI_GT	HDMI/DSI pixel clock gating register
0x7438	LDI_DE_SPACE_LOW	DE signal validity control register for the 3D frame by frame format at the active space stage
0x743C	DSI_CMD_MOD_CTRL	DSI command (CMD) mode control register
0x7440	DSI_TE_CTRL	TE control register in DSI CMD mode
0x7444	DSI_TE_HS_NUM	DSI response line configuration register
0x7448	DSI_TE_HS_WD	Hsync detection width control register in DSI TE pin mode
0x744C	DSI_TE_VS_WD	Vsync detection width control register in DSI TE pin mode
0x7450	LDI_MCU_INTS	MCU interrupt status register
0x7454	LDI_MCU_INTE	MCU interrupt mask register
0x7458	LDI_MCU_INTC	MCU interrupt clear register

Table 3-2 describes the value range and meaning of the variables in the offset addresses for ADE registers.

Table 3-2 Variables in the offset addresses for ADE registers

Variable	Value Range	Description
m	0-64	Number of horizontal filtering phases
n	0-2	Number of horizontal filtering taps/2 (rounding)

Variable	Value Range	Description
i	0-64	Number of vertical filtering phases
j	0-2	Number of vertical filtering taps/2 (rounding)
k	0-39	Number of gamma coefficient registers

ADE_VERSION

ADE_VERSION is an ADE version register.

				Of	fset	Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	et Va	ılue			
					0x	000	0							A	ADE	_VI	ERS	ION							(0x00)00_	010	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																vers	sion															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Bit	:s		Ac	ces	s	Na	me	ļ				De	scr	ipt	ion																
	[31	:0]		RO			ver	sior	1				ΑD	Εv	ers	ion																

ADE_CTRL

ADE_CTRL is ADE global control register 0.

				O	ffs	et Ad	dres	SS							Reg	iste	r Na	me							То	tal I	Rese	et Va	llue			
					0	x000	4								ΑI	E_	CTR	L							(x40	05_	000	D			
Bit	31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															d	fs_t	ouf_	unfl	ow_	_lev	1				rd_ch6_nv	rd_ch5_nv		rot_buf_cfg		dfs_buf_cfg		frm_end_start
Reset	et 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	1															
	Bit	s		Ac	ce	ss	Na	amo	e				De	scr	ipti	on																
	[31:21] RW Increment of the DFS buffer underflow warning default value is 512. The underflow warning increment cannot be greater than the size of the buffer. When the filling depth of the DFS but threshold plus the increment, the RDMA Qot adjusted.														g th the uffe	resl all er is	holo oca les	l pl ted s th	us t DF an	he S												



		(et Ad x000	dress	S						Regist												t Va			
												ADE		•										000]			
Bit	31 30	29 2	8 27	26	25	24	23 22	21	20	19	18	17 10	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Name		dfs	_buf	`_unf	low_	_lev2	2					dfs	_buf	_unfl	low_	_lev	1				rd_ch6_nv	rd_ch5_nv		rot_buf_cfg		dfs_buf_cfg	frm_end_start
Reset	0 1	0 0	0	0	0	0	0 0	0	0	0	1	0 1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0 1
	Bits	A	cce	ss	Na	me				De	scr	iptio	n														
	DFS buffer underflow warning threshold. The default value in 1280. The maximum value cannot be greater than the size of DFS buffer. When the filling depth of the DFS buffer is less than the threshold, an underflow interrupt is reported, and the RD QoS is adjusted. [7] RW rd_ch6_nv Reserved														the than												
	[20:8] RW dis_bul_unitow_ie DFS buffer. When the filling depth of the DFS buffer the threshold, an underflow interrupt is reported, and to QoS is adjusted. [7] RW rd_ch6_nv Reserved																										
	[6]	R	W		rd_	ch5	_nv			Res	erv	ed															
										fiel whe	d is en t	s station	e, th DE i	at is s wo	, thi orki	is fi ng.	eld	car	nno	t be	dy:	nan	nica	lly	con	figu	ıred
												nnel 1 size =				ınn	21.5	= r	N/A	i; cr	ıanı	nei (5 =	16.	KB	; K(<i>)</i> 1
												nnel 1 ouffer				har	nnel	5 =	= N	/A;	cha	anne	el 6	= 1	53.	6 K	В;
												nnel 1 ouffer				nne	el 5	= 1	53	.6 K	В;	cha	nne	el 6	=16	5 K	В;
	[5:3]	R	W		rot_	_bu:	f_cfg			_		nnel 1 ouffer				har	nnel	. 5 =	= 70	6.8	KB	; ch	ann	el 6	5 = 7	6.8	KB;
												nnel 1 ouffer						5 =	= N	/A;	cha	anno	el 6	= 7	6.8	KE	3;
										5: r	ese	rved															
										Not																	
											he OT	ROT	mus	t be	dis	abl	ed v	vhe	n n	o b	uffe	er is	all	ocat	ted	to t	he
										C	onf	bufferigured of a p	l RI)M	A in												the




				Of		t Ad k000		SS								Regi AD													et Va				
Bit	31	30	29	28	27	26	25	24	1 2	3 22	2	1 2	0 19	18	3	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			C	lfs_l	ouf_	_unf	low	_le	v2							df	s_t	ouf_	unf	low_	_lev	1				rd_ch6_nv	rd_ch5_nv		rot_buf_cfg		dfs_buf_cfg		frm_end_start
Reset	Bits Access Name Description														0	1	1	0	1														
	[2]			RW	7		dfs	s_b	uf_	cfg			that is 0: ve 1: sc	at is wor The rtic The alin	s, trk e l al e l ng.	this ing DFS sca DFS	fie S b alin S b	uffo ng. uffo deri	er c	not lept lept v th	be h is h is	dy 64 38 hol	nam 400, 340, d of	anc anc	lly d SO	con CL2 CL2	do sup	es r	l wh	sup vert	the port	Al t	
	[1:0)]		RW	I		frn	n_ c	end _.	_sta	rt		all 0: 1: an 2: co 3:	Oca Ead The d su Fra nfig	ation che f ub ub gu e f	rame on a first pseques nes s ired first ient	me fra ue star	d che sta ame nt f rt ir	ani irts e st ran mm	wh arts nes edi	aft star atel	fig the er t a y a	Vs; the fter fter the	ync AD frai the	reg sig E_I mes AI	risternal EN 1 EN 1 EN 2 EN 2 EN 2 EN 3	rs is r egi d (ro EN	ece ster eco reg	ived is (mm giste	d. con ender is	ıfigi ded)	are	

ADE_DISP_SRC_CFG

ADE_DISP_SRC_CFG is an online display channel data source selection register.





ADE_CTRAN5_TRANS_CFG

ADE_CTRAN5_TRANS_CFG is a CTRAN5 lower-level channel data transfer enable register.

				Of			dress	3					. D.		_		r Na		a 6	TE C								et Va				
					0x0	004	<u> </u>				_		ADE	5_C	IKA	N5	_TR	AN	S_C	FG						0x0	000_	_000	0		_	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															res	serv	ed															ctran5_ovly_trans_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	ion																
	[31:1] RO reserved												Res	erv	ed																	
	[0] RW ctran5_ovly_t												attr	ibu am lisa	te o ical	f th	is f	ield	lis	stat	ic,	RAN that the	is,	thi	s fie	eld	can	not		The	e	

ADE_SOFT_RST0

ADE_SOFT_RST0 is submodule soft reset register 0.

				Of		Ad .007	dres	S							_	istei SOI			0									t Va				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rot rot ctrai sclî sc											clip6_srst	clip5_srst	clip4_srst	clip3_srst	clip2_srst	clip1_srst	cmdq_wdma_srst	reserved	ch3_wdma_srst	ch2_wdma_srst	ch1_wdma_srst	reserved	cmdq2_rdma_srst	cmdq1_rdma_srst	disp_rdma_srst	ch6_rdma_srst	ch5_rdma_srst	ch4_rdma_srst	ch3_rdma_srst	ch2_rdma_srst	ch1_rdma_srst
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	ion																
	[31] RO reserved												Res	serv	ed																	
	[30]		WC	7		rot_	srs	t					omo iera																g 1 ired		



				Of	ffset 0x	Ado		S							_		r Na FT_l	me RST	0									t Va _000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst	ctran6_srst	ctran5_srst	ctran4_srst	ctran3_srst	ctran2_srst	ctran1_srst	scl3_srst	scl2_srst	scl1_srst	clip6_srst	clip5_srst	clip4_srst	clip3_srst	clip2_srst	clip1_srst	cmdq_wdma_srst	reserved	ch3_wdma_srst	ch2_wdma_srst	ch1_wdma_srst	reserved	cmdq2_rdma_srst	cmdq1_rdma_srst	disp_rdma_srst	ch6_rdma_srst	ch5_rdma_srst	ch4_rdma_srst	ch3_rdma_srst	ch2_rdma_srst	ch1_rdma_srst
Reset															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
															_	ion																
	[29] WC ctran6_srst ge																	rese													•	
	[29] WC ctran6_srst ge [28] WC ctran5_srst ge [27] WC ctran4_srst Su																	rese														
	[28] WC ctrano_srst ge [28] WC ctran5_srst ge [27] WC ctran4_srst ge [26] WC ctran3_srst ge																	rese														
	[28] WC ctran5_srst ge [27] WC ctran4_srst ge [26] WC ctran3_srst ge [25] WC ctran2_srst ge																	rese													•	
	[27] WC ctran3_srst ge [27] WC ctran4_srst St [26] WC ctran3_srst St [25] WC ctran2_srst St [24] WC ctran1_srst St [23] WC scl3_srst St																	rese													-	
	[26] WC ctran3_srst Suge [25] WC ctran2_srst Suge [24] WC ctran1_srst Suge [23] WC sel3_srst Suge																	rese														
	[23]		WC	2		scl3	3_s1	st									rese														
	[22]		WC	2		scl2	2_sı	st									rese														
	[21]		WC	C		scl	l_sı	st									rese														
	[20]		WC	C		clip	6_s	srst									rese														
	[19]		WC			clip	5_s	srst									rese													•	
	[18]		WC	C		clip	64_s	srst									rese														
	[17]		WC	C		clip	3_s	srst									rese														
	[16]		WC	C		clip	2_s	srst									rese														

				Of		Ad 007	dres	S							_	iste SOI		me RST	0								Rese					
Bit	31	30	29	28				24	23	22	21	20	19					14		12	11	10	9	8	7	6	5	4		2	1	0
Dit	<i>J</i> 1			20	27				23			20	17	10	17		13	11	13	12	11	10		0	,				3		1	
Name	reserved	rot_srst	ctran6_srst	ctran5_srst	ctran4_srst	ctran3_srst	ctran2_srst	ctran1_srst	scl3_srst	scl2_srst	scl1_srst	clip6_srst	clip5_srst	clip4_srst	clip3_srst	clip2_srst	clip1_srst	cmdq_wdma_srst	reserved	ch3_wdma_srst	ch2_wdma_srst	ch1_wdma_srst	reserved	cmdq2_rdma_srst	cmdq1_rdma_srst	disp_rdma_srst	ch6_rdma_srst	ch5_rdma_srst	ch4_rdma_srst	ch3_rdma_srst	ch2_rdma_srst	ch1_rdma_srst
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:s		Ac	ces	s	Na	me	!				De	scr	ipt	ion																
	[15]		WC	2		clip	1_9	srst									rese														
	[14	.]		WC	2		cm	dq_	wd	ma_	_srs							ese														
	[13]		RO)		rese	erve	ed				Res	serv	ed																	
	[12]		WC	2		ch3	_w	dm	a_s	rst							ese														
	[11]		WC	2		ch2	_w	dm	a_s	rst							ese														
	[10]		WC	2		ch1	_w	dm	a_s	rst							ese													-	
	[9]			RO)		rese	erve	ed				Res	serv	ed																	
	[8]			WC	2		cm	dq2	_rd	ma	srs							rese														
	[7]			WC	C		cm	dq1	_rd	ma _.	srs							rese													-	
	[6]			WC	2		disį	o_ro	dma	ı_sr	st							ese														
	[5]			WC		st							ese																			
	[4]			WC	2		ch5	_rd	lma	_srs	st							ese														
	[3]			WC	2		ch4	_rd	lma	srs	st							rese														
	[2]			WC	2		ch3	_rd	lma	srs	st							rese													•	



	reserved rot_srst ctran6_srst ctran6_srst ctran4_srst ctran3_srst ctran2_srst ctran1_srst sc13_srst sc13_srst														Reg	istei	Na	me							To	tal F	Rese	t Va	lue			
					0x	007	0							Al	DE_	SOI	T_I	RST	0						()x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved									scl2_srst	scl1_srst	clip6_srst	clip5_srst	clip4_srst	clip3_srst	clip2_srst	clip1_srst	cmdq_wdma_srst	reserved	ch3_wdma_srst	ch2_wdma_srst	ch1_wdma_srst	reserved	cmdq2_rdma_srst	cmdq1_rdma_srst	disp_rdma_srst	ch6_rdma_srst	ch5_rdma_srst	ch4_rdma_srst	ch3_rdma_srst	ch2_rdma_srst	ch1_rdma_srst
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	ion																
	[1]	WC	2	st										ing 1. T									g 1 ired									
	[0]			WC	2		ch1	_rd	ma	srs	st										ing 1. T									g 1 ired		

ADE_SOFT_RST1

ADE_SOFT_RST1 is submodule soft reset register 1.

			Ot	ffset 2 0x0					A	Reg												otal I Ox00											
Bit	31	30	29	28	27	26	25	24	23	22	21 2	0	19	18	17	16	15	5 1	4 :	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											re	serv	ved													ovly3_srst	ovly2_srst	ovly1_srst	dither_srst	gamma_srst	reserved	cmdq2_srst	cmdq1_srst
Reset														0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	0	0	0
														SC1	ript	ion	l																
														er	ved																		
	Bits Access Name														odu ates																		
	[7] WC ovly3_srst [6] WC ovly2_srst														odu ates																		
	[5]			WO			ovl	y1_	srs	t					odu ates																		



				Of		t Ad 2007		S							Reg DE_				1							tal F 0x00						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											1	resei	rved	l											ovly3_srst	ovly2_srst	ovly1_srst	dither_srst	gamma_srst	reserved	cmdq2_srst	cmdq1_srst
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[4]			WC	C		dith	ner_	srs	t											ing 1. T											
	[3]			WC	7		gan	nma	_S1	st											ing l. T											
	[2]			RO)		rese	erve	d				Res	serv	ed																	
																					ing l. T											
	[0]			W(C		cmo	dq1_	_sr	st											ing l. T											

$ADE_SOFT_RST_SEL0$

ADE_SOFT_RST_SEL0 is submodule soft reset source selection register 0.

				Of	fset	Ado	dres	S							Reg	iste	r Na	me							To	tal F	lese	et Va	ılue			
					0x	007	8						A	DE	_SC	FT_	_RS	Γ_S	EL0)					()x00)00_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	ctran1_srst_sel	scl3_srst_sel	sc12_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ro ctra ctra ctra ctra ctra												De	scr	ipti	on																
	[31]]		RO			rese	erve	ed				Res	serv	ed																	



				Of	fset	Ad	dres	S							Reg	isteı	r Na	me							To	tal F	Rese	t Va	llue			
					0x	007	8						Α	DE	_SO	FT_	RS	T_S	ELC)					()x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	ctran1_srst_sel	scl3_srst_sel	scl2_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	rot_srst_sel ctran6_srst_sel ctran3_srst_sel ctran3_srst_sel ctran1_srst_sel ctran1_srst_sel ctran1_srst_sel ctran2_srst_sel ctran2_srst_sel ctran1_srst_sel ctran1_srst_sel clip6_srst_sel clip7_srst_sel clip7_srst_sel clip7_srst_sel clip6_srst_sel ch3_wdma_srst_sel ch4_wdma_srst_sel ch6_rdma_srst_sel ch6_rdma_srst_sel ch6_rdma_srst_sel ch6_rdma_srst_sel ch6_rdma_srst_sel ch6_rdma_srst_sel															0	0															
	Bits Access Name Description Submodule soft reset source select. This bit must work with frm_end_start. O: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but the submodule does not start to work again.																															
	Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															the ut t	he a so		rk													
	Bits Access Name Description Submodule soft reset source select. This bit must work frm_end_start. O: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but submodule does not start to work again. 1: When hardware resources are synchronously update reset signal is generated, but the submodule does not start. O: When software configures the corresponding bit in the submodule does not start to work again. Submodule soft reset source select. This bit must work frm_end_start. O: When software configures the corresponding bit in the submodule does not start. O: When software configures the corresponding bit in the submodule does not start. O: When software configures the corresponding bit in the submodule does not start. O: When software configures the corresponding bit in the submodule does not start. O: When software configures the corresponding bit in the submodule does not start. O: When software configures the corresponding bit in the submodule does not start to work again. O: When software configures the corresponding bit in the submodule does not start to work again.															the ut t	he a so		rk													
	[28]		RW	7		ctra	ın5_	srs	st_s	el		frm 0: V SO sub 1: V	Mhe FT mo Whe et si	nd_s en s _RS dule en h	star oftv T r e do ard	t. war egis es war	e co ster not re re	onfi , a s sta	gur soft rt to urce	res to wo	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ling ner ısly	g bit ateo	t in d, b	the ut t	he a sc		rk



				Of	fset	Ad	dres	S							Reg	isteı	r Na	me							To	tal F	Rese	t Va	llue			
					0x	007	8						A	DE	_SO	FT_	_RS	T_S	EL0)					0	x00	00_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	ctran1_srst_sel	scl3_srst_sel	scl2_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	Bits Access Name Description															0	0	0														
	Submodule soft reset source select. This bit must work with																															
	Bits Access Name Description															he a so		rk														
	[26]]		RW	7		etra	nn3_	_srs	st_s	el		frm 0: V SO sub 1: V	_er Whe FT_ mo Whe	nd_s en s _RS dule en h	oftv Tr e do	t. ware egis bes wai	e co ster, not	onfig , a s star	gur soft rt to	res the research wo	he o et s ork re s	corr igna aga ync	esp al is in.	ond s ge	ling ner	bit ated	in d, b	the ut t	he a so		rk
	[25]]		RW	7		ctra	ın2_	_srs	st_s	el		frm 0: V SO: sub 1: V	_er Whe FT_ mo Whe	nd_s en s _RS dule en h	oftv Tr e do	t. ware egis bes war	e co ster, not	onfig , a s star	gur soft rt to	res the reserve wo	he o et s ork re s	corr igna aga ync	esp al is in.	ond s ge	ling ner	bit ateo	in d, b	the ut t	he a sc		rk



				Of	fset	Ad	dres	S							Reg	isteı	r Na	me							То	tal F	Rese	t Va	llue			
					0x	007	8						A	DE	_SO	FT_	RS	T_S	ELC)					(00x0	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	ctran1_srst_sel	scl3_srst_sel	scl2_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	lame Description Past P															0	0															
	Bits Access Name Description Submodule soft reset source select. This bit must work with frm_end_start. O: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but the submodule does not start to work again. 1: When hardware resources are synchronously updated, a soft reset signal is generated, but the submodule does not start to																															
	Reset Day 18 18 18 18 18 18 18 1															the ut t	he a so		rk													
	Bits Access Name Description Submodule soft reset source select. This bit must work very submodule does not start to work again. RW ctran1_srst_sel Submodule soft reset source are synchronously updated, reset signal is generated, but the submodule does not start. Submodule soft reset signal is generated, but submodule does not start to work again. Submodule soft reset source select. This bit must work very submodule does not start to work again. Submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset source select. This bit must work very submodule soft reset signal is generated, but the submodule does not start to work again.															the ut t	he a so		rk													
	[22]		RW	7		scl2	2_sı	rst_	sel			frm 0: V SO sub 1: V	Mhe FT mo Whe et si	nd_s en s _RS dule en h	star oftv T r e do ard	t. war egis es war	e co ster not re re	onfi , a s sta	gur soft rt to urce	res to wo	he o et s ork re s	corr ign aga ync	esp al is in.	ond s ge	ling ner ısly	g bit ateo	in d, b	the ut t	he a sc		rk

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							To	tal F	Rese	t Va	lue			
					0x	007	8						A	DE	_SC	FT_	RS	T_S	EL0)					()x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	ctran1_srst_sel	scl3_srst_sel	scl2_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	0	0	0	0	0		l		0	0	0	0	0	0				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name Description Submodule soft reset source select. This bit must work with																															
	Bits Access Name Description															he a so		rk														
	[20]]		RW	7		clip	o6_s	srst ₋	_se]	I		frm 0: V SO: sub 1: V	Ler Whe FT_ mo Whe	nd_s en s _RS dule en h	star oftv Tr e do	t. war egis es war	e co ster, not	onfig , a s star	gur soft rt to	es ti res wo es au	he o et s ork re s	corr ign aga ync	resp al is in.	ond s ge	ling ner	g bit ated	t in d, b	the ut t	he a sc		rk
	[19]]		RW	7		clip	o5_s	srst ₋	_se]	l		frm 0: V SO: sub 1: V	er Whe FT_ mo Whe	nd_s en s _RS dule	star oftv T r e do	t. war egis es war	e co ster, not	onfig , a s star	gur soft rt to	es ti res wo es au	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ling ner	g bit ated	t in d, b	the ut t	he a sc		rk



				Of	fset	Ad	dres	S							Reg	isteı	r Na	me							То	tal F	Rese	t Va	llue			
					0x	007	8						Α	DE	_SO	FT_	RS	T_S	ELC)					()x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	ctran1_srst_sel	scl3_srst_sel	scl2_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	lame Description Part P															0	0															
	Bits Access Name Description Submodule soft reset source select. This bit must work with frm_end_start. O: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but the submodule does not start to work again. 1: When hardware resources are synchronously updated, a s reset signal is generated, but the submodule does not start to																															
	Reset Description Reset															the ut t	he a so		rk													
	Reset Reset Color Color															the ut t	he a so		rk													
	[16]		RW	7		clip	o2_s	srst_	_sel	I		frm 0: V SO sub 1: V	Mhe FT mo Whe et si	nd_s en s _RS dule en h	star oftv Tr e do ard	t. war egis oes war	e co ster not re re	onfi , a s sta	gur soft rt to	res to wo	he o et s ork re s	corr ign aga ync	resp al is in.	ond s ge	ling ner	g bit ateo	t in d, b	the ut t	he a so		rk

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							То	tal F	Rese	t Va	lue			
	set Description Submodule soft reset source select. This bit must work with frm_end_start. D: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work with frm_end_start. D: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work with frm_end_start. D: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work with frm_end_start. D: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work with frm_end_start. D: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work with frm_end_start. D: When software configures the corresponding bit in the submodule does not start to work again. Submodule soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset signal is generated, but the submodule does not start to work again. Submodule soft reset																															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	srst	srst	srst	srst	ctran1_srst_sel	srst	srst	srst		clip5_srst_sel	clip4_srst_sel	srst	srst	srst		reserved	ch3_wdma_srst_sel	wdma_srst_	wdma_srst_	reserved		cmdq1_rdma_srst_sel	disp_rdma_srst_sel	srst	rdma_srst_	rdma_srst_	rdma_srst	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	Bits Access Name Description Submodule soft reset source select. This bit must work wifrm_end_start.															0	0	0														
	Bits Access Name Description																															
	Bits Access Name Description Submodule soft reset source se frm_end_start. O: When software configures th SOFT_RST register, a soft reset submodule does not start to wo 1: When hardware resources ar reset signal is generated, but th again. Submodule soft reset source se frm_end_start. O: When software configures th soft reset source se frm_end_start. O: When software configures the soft reset source se frm_end_start. O: When software configures the soft reset source se frm_end_start. O: When software configures the soft reset source se frm_end_start.															he cet sork re sore so	eorr ign aga ync ubn	esp al is in. thro	ones ge	ling ner usly doe	tota tec up es n	t in d, b date	the ut t	he a so		rk						
	Bits Access Name Description Submodule soft reset source select. This bit m frm_end_start. O: When software configures the corresponding SOFT_RST register, a soft reset signal is generated signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit m frm_end_start. O: When hardware resources are synchronousl reset signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit m frm_end_start. O: When software configures the corresponding SOFT_RST register, a soft reset signal is generated. SOFT_RST															ling ner	t bit ated	t in d, b	the ut t	he a so		rk										
	[13]		RO)		rese	erve	ed				Res	erv	ed																	
	[12]		RW	7		ch3	_w	dma	a_sı	rst_	sel	Sub frm 0: V SO sub 1: V reso aga	_er Whe FT_ mo Whe	nd_s en s _RS dule en h	star oftv T r e do ard	t. war egis es wa	e co ster not re re	onfi , a s star	gur soft rt to urce	es t res wo	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ling ner	g bit ateo	t in d, b	the ut t	he a so		rk



				Of	fset	Ado	dres	S							Reg	iste	r Na	me							To	tal F	Rese	t Va	llue			
					0x	007	8						A	DE	_SO	FT_	_RS	T_S	ELC)					(x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	ctran1_srst_sel	scl3_srst_sel	scl2_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[11]		RW	7		ch2	!_w	dma	a_sı	rst_	sel	Sub frm 0: V SO sub 1: V rese aga	_er Whe FT_ mo Whe et si in.	nd_s en s _RS dule en h	oftv Tr e do ard	t. wardegis bes lwardege	e co ster not re re nera	onfi , a s star eson	gur soft rt to urco l, bo	res to res a work the	he o et s ork re s ne s	eorr ign aga ync ubn	esp al is in. thro	onces ge	ling ner isly doe	ted ted ted tup es n	in d, b date ot s	the ut t	he a so		rk
	[10]		RW	7		ch1	_w	dma	a_sı	rst_	sel	Sub frm 0: V SO sub 1: V rese aga	_er Whe FT_ mo Whe	nd_s en s _RS dule en h	oftv Tr e do	t. war egis oes lwa	e co ster not re re	onfi , a s star	gur soft rt to urce	res to wo	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ling ner ısly	bit ateo	in d, b	the ut t	he a so		rk
	[9]			RO			rese	erve	ed				Res	erv	ed																	
	[8]			RW	7		cm sel	dq2	_rd	ma ₋	_srs	st_	Sub frm 0: V SO sub 1: V rese aga	_er Whe FT_ mo Whe	nd_s en s _RS dule en h	star oftv T r e do	t. war egis bes lwar	e co ster not re re	onfi , a s sta	gur soft rt to urce	res to wo	he o et s ork re s	corr ign aga ync	esp al is in.	oond s ge	ling ner ısly	bit ateo	in d, b	the ut t	he a sc		rk

Name Part P																																
Bit	31	30	29	28				24	23	22	21	20									11	10	9	8					3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	srst	srst	srst	ctran2_srst_sel	ctran1_srst_sel	srst	srst	srst		clip5_srst_sel	clip4_srst_sel	srst	srst	srst		reserved	ch3_wdma_srst_sel	srst	_wdma_srst_	reserved		cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	rdma_srst_	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	Bits Access Name Description Submodule soft reset source select. This bit must work w frm_end_start. 0: When software configures the corresponding bit in the															0	0	0														
	Bits Access Name Description Submodule soft reset source select. This bit must work wit frm_end_start.																															
	Reset Description RW Cmdq1_rdma_srst_sel SoFT_RST register, a soft reset signal is generated, but submodule does not start to work again. Submodule soft reset source select. This bit must work from each signal is generated, but the submodule does not start again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated, but the submodule does not start to work again. Submodule soft reset source select. This bit must work from signal is generated. Submodule soft reset source select. Submodule sof															the ut t	he a so		rk													
	[6]			RW	7		disj	p_ro	dma	a_sr	rst_s	sel	frm 0: V SO sub 1: V	_er Whe FT_ mo Whe	nd_s en s _RS dule en h	oftv Tr e do	t. war egis oes lwa	e co ster not re re	onfi , a s star	gur soft rt to urce	es t res	he o et s ork re s	cori ign aga ync	resp al is iin.	onc s ge	ling ner	g bit ateo	t in d, b	the ut t	he a so		rk
	[5]			RW	I		ch6	5_rd	ma	_srs	st_s	el	frm 0: V SO sub 1: V	_er Whe FT_ mo Whe	nd_s en s _RS dule en h	oftv Tr e do	t. war egis oes lwa	e co ster not re re	onfi , a s star	gur soft rt to urce	res to wo	he o et s ork re s	cori ign aga ync	resp al is iin.	onc s ge	ling ner	g bit ateo	t in d, b	the ut t	he a so		rk



				Of	fset	Ad	dres	S							Reg	isteı	r Na	me							To	tal F	Rese	t Va	llue			
					0x	007	8						A	DE	_SO	FT_	RS	T_S	EL0)					0)x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_srst_sel	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	ctran1_srst_sel	scl3_srst_sel	scl2_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	Bits Access Name Description Submodule soft reset source select. This bit must work with															0	0															
	1																															
	[4]			RW	7		ch5	5_rd	ma	srs	st_s	el	frm 0: V SO: sub 1: V	_en Whe FT_ mo Whe et si	nd_s en se RS dule en h	oftv Tr edo ard	t. war egis oes wai	e co ster not re re	onfig , a s star	gur soft rt to	res to wo	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ling ner	g bit ateo	t in d, b	the ut t	he a so		rk
	[3]			RW	7		ch4	_rd	ma	_srs	st_s	el	frm 0: V SO: sub 1: V	_en Whe FT_ mo Whe et si	nd_s en se RS dule en h	oftv Tr edo ard	t. war egis oes wai	e co ster not re re	onfig , a s star	gur soft rt to	es to reso wo	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ding ner	g bit ateo	t in d, b	the ut t	he a so		rk
	[2]			RW	7		ch3	_rd	ma	_srs	st_s	el	frm 0: V SO sub 1: V	_en Whe FT_ mo Whe	nd_s en se RS dule en h	star oftv T r e do ard	t. war egis es war	e co ster not re re	onfig , a s star	gur soft rt to	res to wo	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ling ner	g bit ateo	t in d, b	the ut t	he a so		rk

	Teserved Tot srst_sel														_	ister FT			EI O	,						tal F 0x00						
Bit	31	30	29	28				24	23	22	21	20						_			11	10	9	8	7	6	5	4	3	2	1	0
Dit	<i>J</i> 1	30		20	21	20		21	23		21	20	1)	10	1 /	10	13	11	13	12	11	10		U	,		<i>J</i>		3		1	
Name	reserved	srst	ctran6_srst_sel	ctran5_srst_sel	ctran4_srst_sel	ctran3_srst_sel	ctran2_srst_sel	srst	srst	scl2_srst_sel	scl1_srst_sel	clip6_srst_sel	clip5_srst_sel	clip4_srst_sel	clip3_srst_sel	clip2_srst_sel	clip1_srst_sel	cmdq_wdma_srst_sel	reserved	ch3_wdma_srst_sel	ch2_wdma_srst_sel	ch1_wdma_srst_sel	reserved	cmdq2_rdma_srst_sel	cmdq1_rdma_srst_sel	disp_rdma_srst_sel	ch6_rdma_srst_sel	ch5_rdma_srst_sel	ch4_rdma_srst_sel	ch3_rdma_srst_sel	ch2_rdma_srst_sel	ch1_rdma_srst_sel
Reset	Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	0	0	0	0	0	0										
															ipti	ion																
	Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															onfi, , a s star	gur soft rt to urce	res ti res wo	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ling ner	g bit ateo	t in d, b	the ut the	he a so		rk			
	[0]			RW	V		ch1	_rd	ma	_srs	st_s	el	frm 0: V SO sub 1: V	_er Whe FT_ mo Whe	nd_s en s _RS dul en h	star oftv T re e do ard	t. ware egis bes wai	e co ster not	onfi, , a s star	gur soft rt to urce	res to wo	he o et s ork re s	corr ign aga ync	esp al is in.	onc s ge	ling ner	g bit ateo	t in d, b	the ut the	he a so		rk

ADE_SOFT_RST_SEL1

ADE_SOFT_RST_SEL1 is submodule soft reset source selection register 1.



				Of		t Ad k007		SS					A			egiste			SEL1	1						tal F 0x00						
Bit	31	30	29	28	27	26	25	24	23	3 22	21	20	19	18	1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												res	erved	l											ovly3_srst_sel	ovly2_srst_sel	ovly1_srst_sel	dither_srst_sel	gamma_srst_sel	reserved	cmdq2_srst_sel	cmdq1_srst_sel
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0		0 0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
	Bits			Ac		SS		me							_	otion																
	[31:8] RO reserved Reserved Submodule soft reset source select. This bit must work w frm_end_start.																															
																		ese	et so	ourc	e s	elec	et. T	`his	bit	mu	st v	vor	k W	ith		
	Submodule soft reset source select. This bit must work wit frm_end_start. O: When software configures the corresponding bit in the SOFT_RST register, a soft reset signal is generated, but th submodule does not start to work again. 1: When hardware resources are synchronously updated, a reset signal is generated, but the submodule does not start															he																
														et s																		rk
																lule so l_star		ese	et so	ourc	e s	elec	t. T	his	bit	mu	st v	vorl	k w	ith		
	[6]			RW	I		ovl	y2_	_sr	st_s	el		SO	FT_	_R	n soft RST r ule do	egis	ster	, a :	soft	res	et s	ign	al i						he		
														et s	ig	n hard mal is							_			_			-			rk
																lule so l_star		ese	et so	ourc	e s	elec	t. T	his	bit	mu	st v	vorl	k w	ith		
	[5]			RW	I		ovl	y1_	_sr	st_s	el		SO	FT_	_R	n soft RST r ule do	egis	ster	, a	soft	res	et s	ign	al i						he		
														et s		n hard mal is																rk

				Of	fset	Ad	dres	S]	Reg	gistei	· Na	me							То	tal F	Rese	et Va	alue			
					0x	007	C						ΑI	DE_	_SC	OFT_	RS	Γ_S	EL1						()x00	000_	001	8			
Bit	31	30	29	28	27	26	25	24	23 2	22	21	20 1	9 1	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											r	eserv	ed												ovly3_srst_sel	ovly2_srst_sel	ovly1_srst_sel	dither_srst_sel	gamma_srst_sel	reserved	cmdq2_srst_sel	cmdq1_srst_sel
Reset	0	0	0	0	0	0	0	0	0	0	0	0 ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
	Bit	s		Ac	ces	s	Na	me				Г	es	cri	ipt	ion																
	[4]			RW	7		dith	ner_	srst_	_se	el	fr 0 S st 1: ree aş	m_ W OF ibn W set gain ubi	en/he T_noo he t si n	en s RS dul en l	star softv ST r le do hard al is	t. ware egis bes war war ger	e co ster not re r	onfi , a s sta eso atec	gur soft rt to urco l, bo	res to we ses a ut the	he o et s ork re s ne s	eori ign aga ynd ubr	resp al is ain. chro	oones ge	ling ner usly doc	g bir rate rup es n	t in d, b dat	the out t ed, star	he a so t to		rk
	[3]			RW	7		gan	nma	ı_srs	t_s	sel	0: S st 1:	W OF ıbn	he T_ noo he	en s RS dul	star softv ST r le do hard al is	wardegis	ster not e r	sta eso	soft rt to urce	res we es a	et s ork re s	ign aga ynd	al is ain. chro	s ge onou	ner	ate	d, b dat	out t ed,	he a so		rk
	[2]			RO			rese	erve	d			R	ese	erv	ed																	
	[1]			RW	7		cmo	dq2 _.	_srst	:_s	el	fr 0: S s: 1:	m_ W OF ıbn W	en he T_ noo he	nd_ en s RS dul en l	le so star softv ST r le do hard	t. ware egis oes i wai	e co ster not	onfi , a s sta	gur soft rt to urce	res to wo	he o et s ork re s	corrign aga ync	resp al is ain.	oond s ge	ling ner	g birate	t in d, b	the out t	he a so		rk

				Of	ffset	Ad	dres	S							Reg	iste	r Na	ıme							То	tal F	Rese	t Va	llue			
					0x	007	С						A	DE	_SC	FT_	RS	T_S	EL1						()x00	000_	001	8			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											1	rese	rved	l											ovly3_srst_sel	ovly2_srst_sel	ovly1_srst_sel	dither_srst_sel	gamma_srst_sel	reserved	cmdq2_srst_sel	cmdq1_srst_sel
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipt	ion																
	[0]			RW	V		cmo	dq1	_sr	st_s	sel		frm 0: V SO sub	Lei Who FT mo	nd_s en s _RS dul	star oftv T r e do	t. war egi oes	e co ster	onfi , a s sta	gur soft rt to	es t res	electhe of set sork	cori ign aga	resp al i nin.	ono s ge	ling ner	g bir	t in d, b	the ut t	he	vft.	
														et s								he s										rk

ADE_AUTO_CLK_GT_EN0

ADE_AUTO_CLK_GT_EN0 is ADE submodule automatic clock gating control register 0.



				Of	ffset	Ado	dres	S							Reg	isteı	· Na	me							To	tal F	Rese	t Va	llue			
	_				0x0	0090	C —						AD	E_A	UT	0_0	CLK	_G7	Г_Е	N0					0	x7F	FF_	FFF	F			_
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_auto_clk_gt_en	ctran6_auto_clk_gt_en	ctran5_auto_clk_gt_en	ctran4_auto_clk_gt_en	ctran3_auto_clk_gt_en	ctran2_auto_clk_gt_en	ctran1_auto_clk_gt_en	scl3_auto_clk_gt_en	scl2_auto_clk_gt_en	scll_auto_clk_gt_en	clip6_auto_clk_gt_en	clip5_auto_clk_gt_en	clip4_auto_clk_gt_en	clip3_auto_clk_gt_en	clip2_auto_clk_gt_en	clip1_auto_clk_gt_en	cmdq_wdma_auto_clk_gt_en	reserved	ch3_wdma_auto_clk_gt_en	ch2_wdma_auto_clk_gt_en	ch1_wdma_auto_clk_gt_en	reserved	cmdq2_rdma_auto_clk_gt_en	cmdq1_rdma_auto_clk_gt_en	disp_rdma_auto_clk_gt_en	ch6_rdma_auto_clk_gt_en	ch5_rdma_auto_clk_gt_en	ch4_rdma_auto_clk_gt_en	ch3_rdma_auto_clk_gt_en	ch2_rdma_auto_clk_gt_en	ch1_rdma_auto_clk_gt_en
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31]		RO)		rese	erve	ed				Res	erv	ed																	
	[30]		RW	1		rot_	_aut	to_c	elk_	_gt	en	auto 0: c	oma lisa		clo I					k ga nab			nabl	le (v	vali	d o	nly	wh	en g	glot	pal
	[29]		RW	I		ctra _en	_	_au¹	to_c	clk_	_gt	auto 0: c	oma lisa		clo l					k ga nab			nabl	le (v	vali	d oi	nly	wh	en g	glob	oal
	[28]		RW	I		ctra _en	_	_au¹	to_c	clk_	_gt	auto 0: c	oma lisa		clo l					k ga nab			nabl	le (v	vali	d oi	nly	wh	en g	glob	oal
	[27]		RW	7		ctra _en		_au¹	to_c	clk_	_gt	auto 0: c	oma lisa	dul atic blec	clo l	utor ck į	nati gati	ic c	loc is e	k ga nab	itin led	g en	nabl	le (v	vali	d oi	nly	wh	en g	glob	oal
	[26]		RW	I		ctra _en	_	_au¹	to_c	clk_	_gt	auto 0: c	oma lisa		clo l					k ga nab		_	nabl	le (v	vali	d oi	nly	wh	en g	glob	oal
	[25]		RW	I		ctra _en	_	_au	to_c	clk_	_gt	auto 0: c	oma lisa		clo l					k ga nab			nabl	le (v	vali	d oi	nly	wh	en g	glot	al



				Of	ffset 0x	Ad		S					AD	ΕA	_		r Na CLK		ГΕ	N0							Rese FF_					
Bit	31	30	29	28	27	26	25	24	23	22	21					_		_			11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_auto_clk_gt_en	ctran6_auto_clk_gt_en	ctran5_auto_clk_gt_en			ctran2_auto_clk_gt_en	ctran1_auto_clk_gt_en	scl3_auto_clk_gt_en	scl2_auto_clk_gt_en	scl1_auto_clk_gt_en	clip6_auto_clk_gt_en	clip5_auto_clk_gt_en	clip4_auto_clk_gt_en	clip3_auto_clk_gt_en	clip2_auto_clk_gt_en		cmdq_wdma_auto_clk_gt_en	13 paraesa par	ch3_wdma_auto_clk_gt_en	ch2_wdma_auto_clk_gt_en	ch1_wdma_auto_clk_gt_en	reserved	cmdq2_rdma_auto_clk_gt_en	cmdq1_rdma_auto_clk_gt_en	disp_rdma_auto_clk_gt_en	ch6_rdma_auto_clk_gt_en	ch5_rdma_auto_clk_gt_en	ch4_rdma_auto_clk_gt_en	ch3_rdma_auto_clk_gt_en	ch2_rdma_auto_clk_gt_en	ch1_rdma_auto_clk_gt_en
Reset	0	its Access Name Description															1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Bit	S		Ac	ces	s	Na	me					De	scr	ipti	on																
	[24	.]		RW	V		ctra _en	_	_au	to_0	elk_	_gt	auto 0: c	omo oma lisal enab	itic ble	clo i								nabl	e (v	vali	d oı	nly	wh	en g	glob	oal
	[23]		RW	V		scl3	3_aı	ıto_	_clk	gt	_e	auto 0: c	omo oma lisal	itic ble	clo i								nabl	e (v	vali	d oı	nly	wh	en g	glob	oal
	[22	[]		RW	V		scl2	2_aı	ıto_	_clk	ː_gt	_e	auto 0: c	omo oma lisal	itic bled	clo i								nabl	e (v	vali	d oı	nly	wh	en g	glob	oal
	[21]		RW	V		scl]	l_aı	ıto_	_clk	c_gt	_e	auto 0: c	omo oma lisal	atic blee	clo i								nabl	e (v	vali	d oı	nly	wh	en g	glob	oal
	[20)]		RW	V		clip en	o6_a	uto	o_cl	k_g	gt_	auto 0: c	omo oma lisal	itic ble	clo i								nabl	e (v	vali	d oı	nly	wh	en g	glob	oal
	[19	·]		RW	V		clip en	o5_a	uto	o_cl	k_g	gt_	auto 0: c	omo oma lisal	itic ble	clo i								nabl	e (v	vali	d oı	nly	wh	en g	glob	oal



				Of		Ad 009	dres	S					4 D		Reg				e iei	NIO							Rese					
							_								UT												FF_					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_auto_clk_gt_en	ctran6_auto_clk_gt_en	ctran5_auto_clk_gt_en	auto_clk_	ctran3_auto_clk_gt_en	ctran2_auto_clk_gt_en	ctran1_auto_clk_gt_en	scl3_auto_clk_gt_en	scl2_auto_clk_gt_en	scl1_auto_clk_gt_en	clip6_auto_clk_gt_en	clip5_auto_clk_gt_en	clip4_auto_clk_gt_en	clip3_auto_clk_gt_en	clip2_auto_clk_gt_en	clip1_auto_clk_gt_en	cmdq_wdma_auto_clk_gt_en	reserved	ch3_wdma_auto_clk_gt_en	ch2_wdma_auto_clk_gt_en	ch1_wdma_auto_clk_gt_en	reserved	cmdq2_rdma_auto_clk_gt_en	cmdq1_rdma_auto_clk_gt_en	disp_rdma_auto_clk_gt_en	ch6_rdma_auto_clk_gt_en	ch5_rdma_auto_clk_gt_en	ch4_rdma_auto_clk_gt_en	ch3_rdma_auto_clk_gt_en	ch2_rdma_auto_clk_gt_en	ch1_rdma_auto_clk_gt_en
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
				Π			Г			•	-				ipti			•	•	-	1	•		•	•	1	1	1	•	•	-	_
	Bits Access Name D [18] RW clip4_auto_clk_gt_ o: 1: [17] RW clip3_auto_clk_gt_ auto_clk_gt_ au														odulatic blecoled odulatic	clo d e a clo	utoi	gati ——	ng :	is e	nab k ga	led	g ei									
		J					en								bled bled																	
	[16]		RW	V		clip en	o2_a	auto	o_cl	k_g	gt_	auto 0: c	oma lisa	odul atic blec	clo i								nab	le (י)	vali	d or	nly	wh	en g	glob	pal
	[15]		RW	V		clip en	o1_a	auto	o_cl	k_g	gt_	auto 0: c	oma lisa	odul atic blec	clo i								nab	le (י	vali	d or	nly	wh	en g	glob	pal
	[14]		RW	V		cm clk			ma_	_aut	to_	auto 0: c	oma lisa	odul atic blec oled	clo i					_		_	nabl	le (י	vali	d o	nly	wh	en g	glob	pal
	[13]		RO)		rese	erve	ed				Res	serv	ed																	
	[12]		RW	V		ch3 k_g	_		a_a	uto_	_cl	auto 0: c	oma lisa	odul atic blec	clo i								nabl	le (י	vali	d o	nly	wh	en ş	glob	pal



Reset Reset O 1 1 1 1 1 1 1 1 1																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	auto_clk_gt_	_auto_clk_gt_	auto_clk_gt_	auto_clk_gt_	auto_clk_gt_	auto_clk_gt_	_auto_clk_gt_	auto_clk	auto_clk_gt_	scl1_auto_clk_gt_en		auto_clk_gt_	auto_clk_	clip3_auto_clk_gt_en	clip2_auto_clk_gt_en	clip1_auto_clk_gt_en	gt	reserved	_wdma_auto_clk_gt_	ch2_wdma_auto_clk_gt_en	wdma_auto_clk_gt_	reserved	rdma_auto_clk_gt	clk_gt	clk	ch6_rdma_auto_clk_gt_en	ch5_rdma_auto_clk_gt_en	ch4_rdma_auto_clk_gt_en	ch3_rdma_auto_clk_gt_en	ch2_rdma_auto_clk_gt_en	ch1_rdma_auto_clk_gt_en
Reset	0	1	s Access Name Descri															1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Bit	ts Access Name Description Submodule automatic clock g																														
	[11	0																						nabl	e (v	vali	d oı	nly	wh	en g	glot	pal
	[10]		RW	I			_		a_a	uto_	_cl	aut 0: c	oma lisa	atic blee	clo d								nabl	le (v	vali	d oı	nly	wh	en g	glob	oal
	[9]	Submodule automatic clock gating enable (validational automatic clock gating is enabled) 0: disabled 1: enabled RW ch2_wdma_auto_cl k_gt_en Submodule automatic clock gating is enabled) 0: disabled 1: enabled RW ch1_wdma_auto_cl k_gt_en O: disabled 1: enabled																														
	[8]	11														clo d					_		_	nabl	le (v	vali	d oı	nly	wh	en g	glob	pal
	ch2_wdma_auto_cl autom. 0: disa 1: enal RW ch1_wdma_auto_cl autom. 0: disa 1: enal Submo autom. 0: disa 1: enal RW cmdq2_rdma_auto_cl autom. 0: disa 1: enal RW cmdq1_rdma_auto_cl autom. 0: disa 1: enal RW cmdq1_rdma_auto_cl autom. 0: disa 1: enal RW cmdq1_rdma_auto_cl autom. 0: disa 1: enal														atic blee	clo d								nabl	le (v	vali	d oı	nly	wh	en ş	glob	pal
	[6]			RW	I		dis _] k_g	p_rogt_e		า_ลเ	ıto_	cl	aut 0: c		atic blea	clo d					k ga nab			nabl	le (v	vali	d oı	nly	wh	en ş	glob	pal
	[5]			RW	7		ch6 _gt	_rd _en		_au	to_	clk	aut 0: c		atic blea	clo d					k ga nab			nabl	le (v	vali	d oı	nly	wh	en ş	glob	pal



				Of			dres	S							_		r Na			. 10							Rese					
		_				009				_	_							_G7				_				X/F	FF_	FFF	r			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_auto_clk_gt_en	ctran6_auto_clk_gt_en	ctran5_auto_clk_gt_en	ctran4_auto_clk_gt_en	ctran3_auto_clk_gt_en	ctran2_auto_clk_gt_en	ctran1_auto_clk_gt_en	scl3_auto_clk_gt_en	scl2_auto_clk_gt_en	scl1_auto_clk_gt_en	clip6_auto_clk_gt_en	clip5_auto_clk_gt_en	clip4_auto_clk_gt_en	clip3_auto_clk_gt_en	clip2_auto_clk_gt_en	clip1_auto_clk_gt_en	cmdq_wdma_auto_clk_gt_en	reserved	ch3_wdma_auto_clk_gt_en	ch2_wdma_auto_clk_gt_en	ch1_wdma_auto_clk_gt_en	reserved	cmdq2_rdma_auto_clk_gt_en	cmdq1_rdma_auto_clk_gt_en	disp_rdma_auto_clk_gt_en	ch6_rdma_auto_clk_gt_en	ch5_rdma_auto_clk_gt_en	ch4_rdma_auto_clk_gt_en	ch3_rdma_auto_clk_gt_en	ch2_rdma_auto_clk_gt_en	ch1_rdma_auto_clk_gt_en
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	ion																
													auto 0: c 1: e Sub	oma lisa enal omo	atic bleo bled odul	clo d l	ck ;	gati	ng i	loc	k ga nab k ga nab	led	g ei									
	[3]			ΚW	/			_		_	_			lisa enat																		
	[2]			RW	7			3_rd		_au	to_	clk	Sub auto 0: c	omo	dul atic	le an	utoi ck į	mati gati	ic c	loc is e	k ga nab	iting led)	g ei	nab	le (v	vali	d oı	nly	wh	en g	glot	pal
	[1]			RW	7			2_rd _en		_au	to_	clk	auto 0: c	omo oma lisa	atic ble	clo d	utoi ck į	nati gati	ic c	loc is e	k ga nab	iting led)	g ei	nabl	le (v	vali	d oı	nly	wh	en g	glob	oal
	[0]	RW	I	_rd _en	clk	auto 0: c	omo oma lisa enal	atic ble	clo d	utoi ck į	mati gati	ic c	loc is e	k ga nab	iting led	g ei	nabl	le (v	vali	d oı	nly	wh	en g	glob	oal							

ADE_AUTO_CLK_GT_EN1

ADE_AUTO_CLK_GT_EN1 is ADE submodule automatic clock gating control register 1.



	reserved Submodule automatic clock gating enable (valid only when gather automatic clock gating is enabled) 0: disabled 1: enabled RW ovly3_auto_clk_gt_en RW ovly3_auto_clk_gt_en O: disabled 1: enabled																																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20) 19	18		17	6	15	14	13	12	1	1	10	9	8	7	6	5	4	3	2	1	0
Name											re	eser	ved														gt	ovly2_auto_clk_gt_en	ovly1_auto_clk_gt_en	auto_clk_gt_	auto_clk_gt_	reserved	cmdq2_auto_clk_gt_en	cmdq1_auto_clk_gt_en
Reset										0	0	0							0	0	0	C)	0	0	1	1	1	1	1	1	1	1	1
															_		n																	
		:9]								_clk	_gt	_eı	Su aut 0:	bm com	oc at	dule tic o										nab	le (י	vali	d o	nly	wh	en ş	gloł	oal
	Bits Access Name Description [31:9] RO reserved Reserved [8] RW top_auto_clk_gt_en top_auto_clk_gt_en														gloł	oal																		
	[6]			RW	I		ovl _y en	y2_	_au	to_c	elk_	_gt_	aut 0:	om	at ab	dule tic o led led										nab	le (י	vali	d o	nly	wh	en ş	gloł	oal
	[5]			RW	1		ovl _y en	y1_	au	to_c	elk_	_gt_	aut 0:	om	at ab	dule tic o led led										nab	le (י	vali	d o	nly	wh	en ş	gloł	oal
	[4]			RW	7		dith _en	_	_au	to_0	elk_	_gt	aut 0:	om	at ab	dule tic o led led							_		_	nab	le (י)	vali	d o	nly	wh	en ş	gloł	oal
	[3]			RW	7		gan t_eı		a_a	uto	_cll	k_{	gaut 0:	om	at ab	led	au	itoi ck	nat gat	tic o	is e	k ;	ga abl	ting ed)	g ei	nab	le (י	vali	d o	nly	wh	en ş	gloł	oal
	[2]			RO)		rese	erve	ed				Re	ser	ve	ed																		

				Of	ffset	Ad	dres	S							Reg	isteı	r Na	me							То	tal I	Rese	t Va	lue			
					0x	00A	.0						AD	E_A	UT	0_0	CLK	_G	Г_Е	N1					()x00	000_	01F	F			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											res	ervo	ed											top_auto_clk_gt_en	ovly3_auto_clk_gt_en	ovly2_auto_clk_gt_en	ovly1_auto_clk_gt_en	dither_auto_clk_gt_en	gamma_auto_clk_gt_en	reserved	cmdq2_auto_clk_gt_en	cmdq1_auto_clk_gt_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[1]			RW	V		cm _er		_au	ıto_	clk_	_gt	auto 0: d	oma lisa		clo l						atin oled		nab	le (v	vali	d o	nly	wh	en g	glob	oal
	[0]			RW	V		cm _er		_au	ıto_	clk_	_gt	auto 0: d	oma lisa		clo I						atin oled		nab	le (v	vali	d o	nly	wh	en g	glob	oal

ADE_RELOAD_DIS0

ADE_RELOAD_DIS0 is submodule hardware sync mask register 0.



				Of	fset	Ad	dres	S							Reg	ister	Na	me							To	tal F	Rese	t Va	lue			
					0x0	00A	С							ADI	E_R	ELC)AE	_D	IS0						0)x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_reload_dis	ctran6_reload_dis	ctran5_reload_dis	ctran4_reload_dis	ctran3_reload_dis	ctran2_reload_dis	ctran1_reload_dis	scl3_reload_dis	scl2_reload_dis	scl1_reload_dis	clip6_reload_dis	clip5_reload_dis	clip4_reload_dis	clip3_reload_dis	clip2_reload_dis	clip1_reload_dis	cmdq_wdma_reload_dis	reserved	ch3_wdma_reload_dis	ch2_wdma_reload_dis	ch1_wdma_reload_dis	reserved	cmdq2_rdma_reload_dis	cmdq1_rdma_reload_dis	disp_rdma_reload_dis	ch6_rdma_reload_dis	ch5_rdma_reload_dis	ch4_rdma_reload_dis	ch3_rdma_reload_dis	ch2_rdma_reload_dis	ch1_rdma_reload_dis
Reset	Bits Access Name Description Reserved Reserved															0	0	0	0	0	0	0	0	0	0							
	Bit																															
	[31	RO reserved Reserved Submodule hardware sync ma																														
	Bits Access Name Description [31] RO reserved Reserved Submodule hardware sync mask. This bit is ADE_SOFT_RST_SEL. O: When the corresponding bit in ADE_SO submodule reloads programs and starts to 1: When the corresponding bit in ADE_SO submodule does not reload and start to wo Submodule hardware sync mask. This bit is submodule hardware sync mask. This bit is submodule hardware sync mask.															SOF o w SOF vork	FT_ fork FT_ c af	RS aft RS	T_S er s T_S soft	SEL soft SEL	research is let.	et.										
	[29]		RW	I		ctra	ın6 ₋	_rel	oac	l_di	S	0: V sub 1: V	Whe mo	en t dul en t	he c e re he c	orr load	esp ds p esp	orog ond	ling gran ling	g bit ns a g bit and	nd in	star AD	ts to E_S	o w SOF	ork FT_	aft RS	er s	oft SEL	res	et.	
	[28]		RW	7		ctra	ın5 ₋	_rel	oac	l_di	S	AD 0: V sub 1: V	E_S Whe mo	SOl en t dul en t	FT_he center the cente	RS corr load	T_S esp ds p esp	SEL ond orog	 ling gran ling	ma g bit ms a g bit and	in . nd in .	AD star AD	E_S ts to E_S	SOF o w SOF	FT_ ork FT_	RS aft RS	T_S er s T_S	SEL soft SEL	is res	et.	
	[27]		RW	7		ctra	ın4 ₋	_rel	oac	l_di	S	AD 0: V sub 1: V	E_S Whe mo	SOI en t dul en t	FT_ he c e re he c	RS corr load	T_S esp ds p esp	SEL ond orog	 ling gran ling	ma g bit ms a g bit	in . nd in .	AD star AD	E_S ts to E_S	SOF o w SOF	FT_ ork FT_	RS aft RS	T_S er s T_S	SEL soft SEL	is res	et.	

				Of	ffset	Ado	dres	S							Reg	iste	r Na	me							То	tal F	Rese	et Va	llue			
	ame Section																															
Bit	ADE_RELOAD_DISO SOURCE ADE_RELOAD_DISO SOURCE Ox0000_0000 SOURCE Bits 1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Source Source Source Source Source Bits Access Name Description RW ctran3_reload_dis RW ctran2_reload_dis RW ctran2_reload_dis Ctran1_reload_dis Ctran1_reload_dis RW ctran1_reload_dis Ox0000_0000 Source Source ADE_RELOAD_DISO Source Sour														0																	
Name	reserved	rot_reload_dis	ctran6_reload_dis	reload	reload	ctran3_reload_dis	ctran2_reload_dis	ctran1_reload_dis	scl3_reload_dis	scl2_reload_dis	reload	clip6_reload_dis	clip5_reload_dis	clip4_reload_dis	clip3_reload_dis	clip2_reload_dis		cmdq_wdma_reload_dis	reserved	ch3_wdma_reload_dis	ch2_wdma_reload_dis	wdma_reload_	reserved		cmdq1_rdma_reload_dis	disp_rdma_reload_dis	ch6_rdma_reload_dis	ch5_rdma_reload_dis		rdma_reload		ch1_rdma_reload_dis
Reset	Set 1 1 2 2 2 2 2 2 2 2															0	0															
	Bits Access Name Description Submodule hardware sync mask. This bit must work with ADE_SOFT_RST_SEL. O: When the corresponding bit in ADE_SOFT_RST_SEL.																															
	Reset 1															SEL res	rese et.	et. 1, tl 1, tl et.	he													
	Bits Access Name Description [26] RW ctran3_reload_dis Submodule hardware sync mask. This bit in ADE_SOFT_RST_SEL. [25] RW ctran2_reload_dis Submodule hardware sync mask. This bit in ADE_SO submodule hardware sync mask. This bit in ADE_SO submodule hardware sync mask. This bit in ADE_SOFT_RST_SEL. [25] RW ctran2_reload_dis Submodule hardware sync mask. This bit in ADE_SO submodule hardware sync mask. This bit in ADE_SOFT_RST_SEL. [24] RW ctran1_reload_dis Submodule hardware sync mask. This bit in ADE_SO submodule does not reload and start to wor submodule hardware sync mask. This bit in ADE_SOFT_RST_SEL. [24] RW ctran1_reload_dis Submodule hardware sync mask. This bit in ADE_SO submodule reloads programs and starts to wor 1: When the corresponding bit in ADE_SO submodule reloads programs and starts to wor 1: When the corresponding bit in ADE_SO submodule does not reload and start to wor Submodule hardware sync mask. This bit in ADE_SOFT_RST_SEL.															SOI o w SOI vork it m	FT_ Fork FT_ k aff ust	RS aft RS ter s	T_S er s T_S soft rk v	SEL SEL res with	is resolution is let.	et. 1, tl 1, tl	he									
																					bit and										1, tl	he



				Of	ffset	Ado	dres	S							Reg	iste	r Na	me							То	tal F	Rese	t Va	llue			
	rot reload_dis ctran5_reload_dis ctran5_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis clip5_reload_dis clip5_reload_dis clip5_reload_dis clip5_reload_dis clip5_reload_dis clip5_reload_dis clip5_reload_dis clip5_reload_dis clip1_reload_dis clip1_reload_dis clip1_reload_dis ch3_wdma_reload_dis ch4_wdma_reload_dis cmdq1_rdma_reload_dis ch6_rdma_reload_dis ch6_rdma_reload_dis ch6_rdma_reload_dis ch6_rdma_reload_dis ch6_rdma_reload_dis ch6_rdma_reload_dis ch7_rdma_reload_dis ch7_rdma_reload_dis ch2_rdma_reload_dis ch2_rdma_reload_dis ch2_rdma_reload_dis ch2_rdma_reload_dis ch2_rdma_reload_dis																															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_reload_dis	ctran6_reload_dis	reload	reload	ctran3_reload_dis	ctran2_reload_dis	ctran1_reload_dis	scl3_reload_dis	scl2_reload_dis	reload	clip6_reload_dis	clip5_reload_dis	clip4_reload_dis	clip3_reload_dis	clip2_reload_dis		cmdq_wdma_reload_dis	reserved	ch3_wdma_reload_dis	ch2_wdma_reload_dis	wdma_reload_	reserved		cmdq1_rdma_reload_dis	disp_rdma_reload_dis	ch6_rdma_reload_dis	ch5_rdma_reload_dis		rdma_reload		ch1_rdma_reload_dis
Reset	set 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	0	0	0	0												
	Bit	s		Ac	ces	S	Na	me					De	scr	ipti	ion																
										_			AD 0: V sub 1: V Sub AD 0: V sub 1: V sub	Whee mo Whee mo Whee mo	SOI the solution of the soluti	FT_he control of the	RS corr corr ces ardy RS corr corr ces	T_S espends p espends r ware T_S espends p espends p	ond orog ond relo e sy SEL ond orog ond relo	linggranding	g bit ms a g bit mas g bit ms a g bit and	in nd in sk. in and in sta	AD star AD Thi AD star AD art t	E_S s bi E_S ts t E_S to w	SOI o w oork vork oo w SOI vork	FT_cork FT_ust FT_cork FT_cork	RS after: wo	T_Seer s T_S rk v T_Seer s T_Seer s	SEL research	rese et.	et. 1, tl 1, tl et.	he
	Bits Access Name Description Descr														SOI dule dule dule odul sSOI dule	FT_he control of the	RS corrections and corrections are corrections	T_S espeds p espector mot T_S espeds p	ond orog ond relo e sy SEL ond	ling gran ling oad //nc 	s bit ns a s bit and mas	in nd in state sk.	AD star AD art t Thi	E_S to w s bi E_S ts t	SOI o w SOI vork it m	FT_ cork FT_ c aff ust	RS after wo	T_S eer s T_S rk v T_S eer s	SEL oft res	reso	et. 1, tl 1, tl et.	he
																					bit and										1, tl	he

		Of				_				IS0																						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ved ad_dis oad_dis oad_dis oad_dis oad_dis ad_dis reload_dis reload_dis															ch5_rdma_reload_dis	ch4_rdma_reload_dis	ch3_rdma_reload_dis	ch2_rdma_reload_dis	ch1_rdma_reload_dis												
							l			0	0							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	!				De	scr	ipti	ion	•															
													AD 0: V sub 1: V Sub AD 0: V sub 1: V sub	DE_S When mo DE_S When mo When mo When mo	en ti dule dule dule dule dule dule dule dule	FT_he company of the	RS corr corr ces ardy RS corr corr ces	T_S esp ds p esp not war T_S esp ds p	ond orog ond relo e sy SEL ond orog ond relo	linggrandling	s bit ms a s bit mas mas s bit ms a	in and in sk. in and in all sta	AD star AD Thi AD star AD	E_S ts t E_S s bit E_S ts t E_S to w	SOI o w oork vork oo w SOI vork	FT_cork FT_ust FT_cork FT_cork	RS after: wo	T_Ser s T_S rk v T_Ser s T_S	SEL reservith	rese et.	et. 1, tl 1, tl et.	he
	[16]		RW	I		clip	o2_1	relo	ad_	dis		AD 0: V sub 1: V	E_S Whe mo Whe	SOI en tl dule en tl	FT_ he de re he d	RS corr loa	T_S esp ds p esp	SEL ond orog ond	 ling gran ling	g bit ns a	in nd in	AD star AD	E_S ts t E_S	SOI o w SOI	FT_ ork FT_	RS aft RS	T_S er s T_S	SEL soft SEL	is reso	et.	
	[15]		RW	I		clip	o1_i	relo	ad_	dis		AD 0: V sub 1: V	E_S When mo When	SOI en tl dule en tl	FT_ he de re he d	RS corr loac	T_S esp ds p esp	SEL ond orog	 ling gran ling	mas bit ns a bit and	in nd in	AD star AD	E_\$ ts t E_\$	SOI o w SOI	FT_ ork FT_	RS aft RS	T_S er s T_S	SEL soft SEL	is reso	et.	



				Of				S							_																	
,	reserved rot_reload_dis ctran6_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis scl2_reload_dis scl2_reload_dis scl1_reload_dis scl1_reload_dis clip4_reload_dis clip5_reload_dis clip4_reload_dis clip4_reload_dis clip4_reload_dis clip4_reload_dis clip5_reload_dis clip4_reload_dis clip4_reload_dis clip4_reload_dis clip4_reload_dis clip4_reload_dis clip4_reload_dis clip4_reload_dis clip1_reload_dis ch3_wdma_reload_dis ch4_wdma_reload_dis ch6_rdma_reload_dis ch7_rdma_reload_dis ch7_rdma_reload_dis ch3_rdma_reload_dis																															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_reload_dis	ctran6_reload_dis		ctran4_reload_dis	ctran3_reload_dis	ctran2_reload_dis	ctran1_reload_dis	scl3_reload_dis	reload	reload	clip6_reload_dis	clip5_reload_dis	clip4_reload_dis	clip3_reload_dis	clip2_reload_dis	clip1_reload_dis	cmdq_wdma_reload_dis	reserved	ch3_wdma_reload_dis	ch2_wdma_reload_dis	wdma_reload_	reserved	cmdq2_rdma_reload_dis	cmdq1_rdma_reload_dis	disp_rdma_reload_dis	ch6_rdma_reload_dis	ch5_rdma_reload_dis		rdma_reload_	rdma_reload	ch1_rdma_reload_dis
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	:				De	scr	ipti	ion																
	Submodule hardware sync mask. This bit must w ADE_SOFT_RST_SEL. 14] RW cmdq_wdma_reloa d_dis Submodule reloads programs and starts to work a 1: When the corresponding bit in ADE_SOFT_R submodule does not reload and start to work after the submodule does not reloa															RS aft RS	T_9 er s T_9	SEL soft SEL	is res	et.												
	[13]		RO)		rese	erve	ed				Res	serv	ed																	
	[12]		RW	7			8_w	dm	a_ro	eloa	ıd_	AD 0: V sub 1: V	E_S When mo When	SOI en t dul en t	FT_ he o e re he o	RS corr cloa corr	T_S esp ds p	SEI onc orog	 ling gran ling	g bit ns a	in ind	AD star AD	E_S ts t E_S	SOI o w SOI	FT_ ork FT_	RS aft RS	T_9 er s	SEI soft SEI	is res	et.	
	[11]		RW	7		l	2_w	dm	a_rc	eloa	nd_	AD 0: V sub 1: V sub	When the second	SOl en ti dule en ti dule	FT_he of the of	RS correloa corre	T_S esp ds p esp not	SEL onc orog onc rele	ling gran ling oad	thit bit and	in and in d sta	AD star AD art t	E_S ts to E_S	SOI o w SOI vork	FT_ rork FT_ x af	RS aft RS ter	T_S er s T_S soft	SEI soft SEI t res	is res is set.	et.	
	[10]		RW	1		ch1 dis	w	dm	a_re	eloa	nd_	AD 0: V sub 1: V sub	When the world with t	en t dul en t	he de re	corr loa corr	esp ds p	onc orog	ling gran ling	ns a g bit	nd in	star AD	ts t E_S	o w SOI	ork FT_	aft RS	er s T_S	soft SEL	res is	et.	
	[9]			RO)		rese	erve	ed				Res	serv	ed																	

				Of	fset	Ado	dres	S							Reg	iste	r Na	me							То	tal F	Rese	t Va	llue			
	reserved rot_reload_dis ctran6_reload_d ctran7_reload_d ctran1_reload_d ctran1_reload_dis ctran1_reload_dis ctran1_reload_dis scl1_reload_dis scl2_reload_dis scl1_reload_dis clip6_reload_dis clip6_reload_dis clip1_reload_dis clip1_reload_dis clip1_reload_dis clip2_reload_dis clip2_reload_dis clip1_reload_dis clip1_reload_dis clip1_reload_dis clip1_reload_dis cmdq_wdma_reload ch1_wdma_reload ch2_wdma_reload ch2_wdma_reload ch1_wdma_reload ch2_rdma_reload ch2_rdma_reload ch6_rdma_reload ch6_rdma_reload ch6_rdma_reload ch6_rdma_reload ch6_rdma_reload ch6_rdma_reload ch6_rdma_reload														0																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	rot_reload_dis	ctran6_reload_dis	reload	reload	ctran3_reload_dis	ctran2_reload_dis	ctran1_reload_dis	scl3_reload_dis	scl2_reload_dis	reload	clip6_reload_dis	clip5_reload_dis	clip4_reload_dis	clip3_reload_dis	clip2_reload_dis		cmdq_wdma_reload_dis	reserved	ch3_wdma_reload_dis	ch2_wdma_reload_dis	wdma_reload_	reserved		cmdq1_rdma_reload_dis	disp_rdma_reload_dis	ch6_rdma_reload_dis	ch5_rdma_reload_dis	ch4_rdma_reload_dis	ch3_rdma_reload_dis	ch2_rdma_reload_dis	ch1_rdma_reload_dis
Reset	set 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 9 8 18															0	0	0	0	0	0	0	0	0								
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	ion																
							d_d	dq1				loa	AD 0: V sub 1: V Sub AD 0: V sub 1: V sub	Whee mo Whee mo Whee mo	SOl en t dul en t dul odul SSOl en t dul	FT_he control of the	RS corr corr ces ardv RS corr corr	T_S esp ds p esp not war T_S esp ds p	ond orog ond relo e sy SEL ond orog ond relo	linggrar ling oad //nc linggrar	s bit ms a s bit and mas s bit and s bit and	in nd in sk. in nd in sta	AD star AD Thi AD star AD art t	E_S ts t E_S s bi E_S ts t E_S to w	SOI o w SOI vork it m SOI o w	FT_caffust	RS aft wo RS aft RS ter s	T_Ser s T_Soft rk v T_Ser s T_Ser s	SEL res	rese et.	et. 1, tl 1, tl et.	he
	[5]			RW RW			dis					d_ 	AD 0: V sub 1: V sub AD 0: V	E_S When Mhen mo DE_S When	SOlen tidulen	FT_he of the of	RS corr corr ces ard RS	esp ds p esp not war T_S	SEL ond orog ond rele e sy SEL ond	linggranding	g bit ns a g bit	in and in a state of the state	AD star AD art t Thi	E_S ts to w s bi	SOI o w SOI vork it m	FT_cork FT_caff ust	RS aft RS ter s	T_S er s T_S soft rk v	SEL SEL res with	is resolution is let.	et. 1, tl 1, tl	he
																					bit and										1, tl	he



	Bits Access Name Description Submodule hardware sync mask. This bit must work with ADE_SOFT_RST_SEL is 1, the submodule on to reload and start to work after soft reset. 13] RW Ch5_rdma_reload_dis RW Ch4_rdma_reload_dis RW Ch4_rdma_reload_dis RW Ch5_rdss_rdss_rdss_rdss_rdss_rdss_rdss_rds																															
	ACCESS Name Description Submodule hardware sync mask. This bit must work with ADE_SOFT_RST_SEL. is 1, the submodule cloads programs and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule cloads programs and starts to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule hardware sync mask. This bit must work with ADE_SOFT_RST_SEL is 1, the submodule does not reload and start to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule reloads programs and starts to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodule reloads programs and starts to work after soft reset. 1: When the corresponding bit in ADE_SOFT_RST_SEL is 1, the submodu																															
Bit	ADE_RELOAD_DISO Ox0000_0000 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 19 9 18 17 16 15 14 10 10 10 10 10 10 10 10 10 10 10 10 10														0																	
Name	reserved	rot_reload_dis	ctran6_reload_dis	ctran5_reload_dis	ctran4_reload_dis	ctran3_reload_dis	ctran2_reload_dis	ctran1_reload_dis	scl3_reload_dis	scl2_reload_dis	reload	clip6_reload_dis	clip5_reload_dis	clip4_reload_dis	clip3_reload_dis	clip2_reload_dis	clip1_reload_dis	cmdq_wdma_reload_dis	reserved	ch3_wdma_reload_dis	ch2_wdma_reload_dis	wdma_reload_	reserved	rdma_reload_	cmdq1_rdma_reload_dis	disp_rdma_reload_dis	ch6_rdma_reload_dis	ch5_rdma_reload_dis	rdma_reload_	rdma_reload	rdma_reload	ch1_rdma_reload_dis
Reset	at a company of the corresponding bit in ADE_SOFT_RST_SEL is submodule hardware sync mask. This bit must work with ADE_SOFT_RST_SEL is submodule does not reload and start to work after soft reset. Access															0	0															
	Bits Access Name Description Submodule hardware sync mask. This bit must work with ADE_SOFT_RST_SEL. [4] RW ch5_rdma_reload_d0: When the corresponding bit in ADE_SOFT_RST_SEL is submodule reloads programs and starts to work after soft real: When the corresponding bit in ADE_SOFT_RST_SEL is submodule reloads programs.																															
	Sect															research is research is research is	et. 1, tl 1, tl et.	he														
	[2]			RW	7			3_rd	lma	_re	load	d_d	AD 0: V sub 1: V sub	E_S When mo When mo	SOI en the dule en the dule	FT_he of the of	RS corr loac corr	T_S esp ds p esp not	ond orog ond rele	ing gran ling oad	bit ns a bit and	in and in a	AD star AD	E_S ts to E_S	SOI o w SOI vork	ET_ fork ET_ c aft	RS' aft RS' ter s	T_S er s T_S	SEL oft SEL res	resonis resonis	et.	
	[1]			RW	7		ch2 is	2_rd	lma	_re	load	d_d	AD 0: V sub 1: V	E_S Whe mo Whe	SOI en tl dule en tl	FT_he of the of	RS corr loa corr	T_S esp ds p esp	SEL ond orog	 ling gran ling	bit	in . nd	AD star AD	E_S ts t E_S	SOI o w SOI	FT_ ork FT_	RS' aft RS'	T_S er s T_S	SEL oft SEL	is reso	et.	

Beset Cran5 reload discrete Cran5 reload cran5 reload crete																																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved	reload	reload			reload	reload	reload	reload	scl2_reload_dis		reload	reload	reload	reload		reload	_wdma_reload_	reserved	_wdma_reload_	wdma_reload		reserved	_rdma_reload_	_rdma_reload_			reload	reload	rdma_reload_	ch2_rdma_reload_dis	ch1_rdma_reload_dis
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	ion																
	[0]			RW	7		ch1 is	_rd	ma	_re	load	l_d	AD 0: V sub 1: V	E_S Whe mo	SOI en tl dule en tl	FT_ he c e re he c	RS corr load	T_S esp ds p esp	SEL onc orog	 ling gran ling	g bit ns a g bit	in and in	AD stai AD	E_S ts t E_S	SOI o w SOI	FT_ ork FT_	RS' aft	T_S er s T_S	SEL soft SEL	is reso	et.	

ADE_RELOAD_DIS1

ADE_RELOAD_DIS1 is submodule hardware sync mask register 1.

				O	ffse	t Ad	dres	S							Reg	istei	Na	me							То	tal F	Rese	t Va	llue			
					0x	:00B	0							AD	E_R	ELC	AL	_D	IS1						()x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												rese.	rved	l											ovly3_reload_dis	ovly2_reload_dis	ovly1_reload_dis	dither_reload_dis	gamma_reload_dis	reserved	cmdq2_reload_dis	cmdq1_reload_dis
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	:				De	scr	ipti	ion																
	[31	:8]		RC)		res	erve	ed				Res	serv	ed																	



				Of	fset Ad		S						AD		egiste REL				1									Rese					
Bit	31	30	29	28	27 26	25	24	23	22	21	20				_		_			12	1	1 1	0 9)	8	7	6	5	4		2	1	0
Name										r	rese.	rved	I													ovly3_reload_dis	ovly2_reload_dis	ovly1_reload_dis	dither_reload_dis	gamma_reload_dis	reserved	cmdq2_reload_dis	cmdq1_reload_dis
Reset	0	0	0	0	0 0	0	0	0	0	0	0	0	0	(0 0	0	() (0	0	() () ()	0	0	0	0	0	0	0	0	0
	Bit	ts		Ac	cess	Na	me	!				De	scr	rip	otion	1																	
	[7]			RW	<i>I</i>	ovl	y3_	_relo	oad _.	_dis	S	AD 0: V sub 1: V	E_ Whome	Solen en en	lule hore of the ule real the ule real the ule detection the ule detection to the ule detecti	_RS corr eloa corr	T es ds	_SI spor	EL. ndi ogr ndi	ing ran	g b ns	oit in s and	n A d st n A	DI art DI	E_S cs to E_S	SOF SOF	FT_ ork FT_	RS aft RS	T_9 er s T_9	SEL soft SEL	is res	et.	
	[6]			RW	7	ovl	y2_	_relo	oad _.	_dis	8	AD 0: V sub 1: V	E_ Whome	Solen en en	lule I OFT the ule ro the ule d	_RS corr eloa corr	es ds	_SI spor	EL. ndi ogr ndi	ing ran	g b ns	oit in s and	n A d st n A	DI art DI	E_S cs to E_S	SOF SOF	FT_ ork FT_	RS aft RS	T_9 er s T_9	SEL soft SEL	is res	et.	
	[5]			RW	7	ovl	y1_	relo	oad _.	_dis	8	AD 0: V sub 1: V	E_ Whome Mhow	Solen en en	lule I OFT the ule re the ule d	_RS corr eloa corr	es ds	_SI spor	EL. ndi ogr ndi	ing ran	g b ns	oit in s and	n A d st n A	DI art DI	E_S cs to E_S	SOF SOF	FT_ ork FT_	RS aft RS	T_9 er s T_9	SEL soft SEL	is res	et.	
	[4]			RW	7	dith	ner_	_relo	oad	_dis	5	AD 0: V sub 1: V	E_ Whome	Solen en en	lule I OFT the ule ro the ule d	_RS corr eloa corr	es ds	_SI spor	EL. ndi ogr ndi	ing ran	g b ns	oit in s and	n A d st n A	DI art DI	E_S cs to E_S	SOF SOF	FT_ ork FT_	RS aft RS	T_9 er s T_9	SEL soft SEL	is res	et.	
	[3]			RW	7	gan	nma	a_re	loa	ıd_d	lis	AD 0: V sub 1: V	E_ Whome	Solen en odi	lule I OFT the ule re the ule d	_RS corr eloa corr	es ds	_SI spor	EL. ndi ogr ndi	ing ran	g b ns	oit in s and	n A d st n A	DI art DI	E_S cs to E_S	SOF SOF	FT_ ork FT_	RS aft RS	T_9 er s T_9	SEL soft SEL	is res	et.	



	e														Reg E_R				IS1							tal F 0x00						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											1	resei	rved	l											ovly3_reload_dis	ovly2_reload_dis	ovly1_reload_dis	dither_reload_dis	gamma_reload_dis	reserved	cmdq2_reload_dis	cmdq1_reload_dis
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Naı	me					De	scr	ipti	on																
	[2]			RO			rese	erve				Res	serv	ed																		
	[1]			RW	7		cmo	loa	d_d	ic	AD 0: V	E_ Who	SOI en tl	FT_ ne c	RS	T_S esp	SEL onc	 ling	mas g bit ns a	in.	AD	E_:	SOI	FT_	RS	T_5	SEL	is	1, tl et.	he		
																				_	g bit and			_		_	-	_			1, tl	he
													AD	E_	SOI	FT_	RS	T_5	SEL	٠.	ma											
	[0]			RW	7		cmo	dq1	_re	loa	d_d										g bit ns a										1, tl et.	he
																					g bit and										1, tl	he

ADE_EN

ADE_EN is an ADE global enable register.

				Of	fset	Ad	dres	S							Reg	iste	r Na	me							To	tal I	Rese	t Va	alue			
					0x	010	0								A	DE	_EN	ſ								0x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															res	erv	ed															ade_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	ļ				De	scr	ipti	on																
	[31	:1]		RO			res	erve	ed				Res	serv	ed																	



	Offset Address 0x0100														Reg A	ister DE												et Va				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7		5		3	2	1	0
Name													res	servo	ed															ade_en		
Reset									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me					De	scr	ipti	on																
	[0]			RW	I		ade	e_en	l				Co:	E g nfig lisa enal	Ok bled	K in				itin	g a	ny v	valu	ie to	o th	is f	ield	l trig	gge	rs a		

INTR_INIT_STATE_CPU_0

INTR_INIT_STATE_CPU_0 is CPU raw interrupt status register 0.

				Of	ffset	Ad	dres							Reg	istei	r Na	me							То	tal I	Rese	t Va	lue				
					0x	0C0	0						INT	ΓR_1	INIT	_S	ГАТ	Έ_0	CPU	_0					()x0(000_	000	0			
Bit	31 30 29 28 27 26 25 24 23 2								22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														in	tr_in	it_s	tate	_cp	u0													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:s		Ac	ces	_		me							ipti																	
	[31	:0]		RO)		intr	_in	it_s	tate	e_c _l	ou0	Rav inte	w ir erru	ntern pt s	upt our	t sta	itus 0–	rep 31.	ort	ed t	o th	ie C	CPU	J. T.	his	fiel	d co	orre	spc	nds	s to

INTR_INIT_STATE_CPU_1

INTR_INIT_STATE_CPU_1 is CPU raw interrupt status register 1.

				Of		t Ad		S					INT		Reg				CPU	1					- 0			et Va				
					UA	.000	-						11 1		11 11 1	_5	1 / 1 1	L_'	C1 C	-1					,	JAUC	,00_	_000				
Bit	31	31 30 29 28 27 26 25 24 23										20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														in	tr_ir	nit_s	state	_cp	u1													
Reset	0 0 0 0 0 0 0 0 0										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	ion																
	[31	:0]		RO)		intr	_in	it_s	state	e_cp	ווור				-			rep -63		ed 1	o th	ne (CPU	J. T	his	fiel	d c	orre	spo	nds	s to




INTR_MASK_STATE_CPU_0

INTR_MASK_STATE_CPU_0 is CPU masked interrupt status register 0.

		Offset Address													Reg	iste	r Na	me							То	tal I	Rese	t Va	alue			
					0x	0C0	8]	NT.	R_M	IAS	K_S	STA	TE_	_CPI	U_0					()x0(000_	000	00			
Bit	31 30 29 28 27 26 25 24 23								23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													intr	_ma	isk_	stat	e_c _l	ou0														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:0]		RO)		intr u0	_m	ask	_sta	ate_											ed tes 0			CPU	J. T.	his	fiel	d			

INTR_MASK_STATE_CPU_1

INTR_MASK_STATE_CPU_1 is CPU masked interrupt status register 1.



RD_CH_DISP_PE

RD_CH_DISP_PE is an RD_CH_DISP performance control register.



				Of	ffset A			8							_	ister H_I			E								Res			ıe			
Bit	31	30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	3	2	1	0
Name		rese	erve	d	rd_cl n_b	_							re	serv	ed					rd ch disp qos cfg	rd_	_ch_ s_	disp thd	_qo	rd_		_disţ _sec)_q(o rc	l_c	·h_d s		_qo
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	1	1	()	1	1	1
	Bit]	Na	me					De	scr	ipti	ion																	
	[31	31:28] RW			I	1	ese	erve	ed				Res	serv	ed																		
	[27	27:24] RW			V	1	d_e st_	ch_ len	dis	p_n	nin_	_bu	Тур	oica	l bı	ırst	len	igth	l														
	[23	:13	3]	RW	J	1	ese	erve	d				Res	serv	ed																		
	[12			RW	V	1	:d_e	ch_	dis	p_q	os_		0: 7	Γhe Γhe	Qo Qo	S is	s co	nfi	_	ed l	-	soft ed c			nre	sho	ld o	of th	ne l	lov	wer	-le	vel
	[11	[11:8] RV			V		:d_0	ch_	dis	p_c	os_	-	Qo ma:																er	(th	ie		
	[7:4				V	1	:d_0	ch_	dis	p_c	os_	-	Qo ma:									of ippe							er	(th	ie		
	[31:28] [27:24] [23:13] [12] [11:8] [7:4]			RW	V	1	d_	ch_	dis	p_q	[OS		cur rd_	ren ch_ ver-	t ch dis leve	ann p_q	el os_	cfg	g = [1: (QoS	va va va	lue	of t	hre	esho	old a	area	ı 1	of	the	e	re

RD_CH_DISP_CTRL

RD_CH_DISP_CTRL is an RD_CH_DISP channel control register.

		Offset												er Na										Res					
		0x	1404	1	_				_		RD	_Cl	H_I	DISP	_CT	RL		1				1	0x0	000	_00	000) ———		
Bit	31 30 29	28 27	26	25	24	23	22	21	20	19	18	17	16	5 15	14	13	12	11	10	9	8	7	6	5	4		3 2	1	0
Name	reserv	red		reserved			reserved		rd_	ch_	disp	_fo	rma	ıt				rese	rvec	i				rd ch disp fsh int disable	rd oh dien avi feh int dienhla	Id an analysis and the ansarate	rd_ch_disp_rd_dir		rd_ch_disp_partial
Reset	0 0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0 0	0	0
	Bits	Acces	s :	Nar	ne					De	esci	ipt	tio	n															
	[31:27]	RO	1	rese	rve	ed				Re	serv	ved																	
	[26:24]	RO	1	rese	rve	ed				Re	serv	ved																	
	[23:21]	RO		rese	rve	ed				Re	serv	ved																	
	[20:16]	RW	I	rd_c	h_	dis	p_fo	orm	nat	00 00 00 00 00 00 01 01 10 10	001 010 011 100 101 111 000 001 000 001 010 110	: R : B : X : A : A : R : B : B : Y : Y : Y	GE GR RC BC GB GR GH UY VY YU VY	3565 3565 3565 3688 3688 3888 3888 3888	888 888 888 888 888														
	[15:6]	RO		rese	rve	ed				Re	serv	ved																	



				O	ffset	Ad	dress	3							Re	giste	er Na	am	e							To	tal 1	Rese	et Va	alue			
					0x	140	4							RD	_C	H_D	OISP	_C	TR	L							0x0	000_	_000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	1	4 1	3	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		re	eserv	ved			reserved			reserved		rd_	ch_o	disp	_fo	rma	t				I	rese	rvec	1				rd_ch_disp_fsh_int_disable	rd_ch_disp_axi_fsh_int_disable	;	rd_cn_disp_rd_dir	:	rd_ch_disp_partial
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	() ()	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	escr	ip	ior	1																
	[5]			RV	V		rd_e _dis	ch_sab		p_f	sh_:	int	0: 1	The	in	terr	el coupt	is	not	m	ask	ced	wh	ien	0 is	wr		n.					
	[4]			RV	V		rd_e _int	ch_ t_di	dis	p_a ole	xi_	fsh	0: 1	The	in	terr	el A upt upt	is	not	m	ask	ced	wł	nen	0 is	wr	itte	n.					
	[3:2	2]		RV	V		rd_	ch_	dis	p_r	d_d	ir	00: 01: 10:	sta sta sta	rt i rt i rt i	ron ron	ead n th n th n th n th n th	e ı e l	ipp ow ipp	er er er	lefi lefi rig	t da t da ht o	ita l ita l data	bloo bloo a blo	ck ck ock		ivis	ion					
	[1:0	0]		RV	V		rd_	ch_	dis	p_p	arti	al	00: 01: 10:	sec	n-s con	eco dar dar	onda y di y di	ivi	sio	n (1	hor	rizo							-				

$RD_CH_DISP_ADDR$

RD_CH_DISP_ADDR is an RD_CH_DISP data block start address register.

				Of	fset	Ad	dres	S							Reg	iste	r Na	me							То	tal F	Rese	et Va	ılue			
					0x	140	8							RD_	_CH	_DI	SP_	AD	DR						()x00)00_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														rd_	ch_	disp	_sta	rt_a	ddr													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	•				De	scr	ipt	ion																
	[31	:0]		RW	I		rd_ ddr		dis	p_s	tart	_a	Sta	rt a	ddr	ess	(in	byt	e) f	or t	he	data	ble	ock								

RD_CH_DISP_SIZE


RD_CH_DISP_SIZE is an RD_CH_DISP data block size register.

				Of	ffset	Ado	dres	S							Reg	iste	r Na	me							То	tal I	Rese	et Va	alue			
	rd_ch_disp_hot t 0 0 0 0 0 0 0 0 0 Bits Access Name													RD	_CI	I_D	ISP	_SIZ	ZE						()x0(000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0x140C RD_CH_DISP_SIZE 0x0000_0000 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Name rd_ch_disp_height rd_ch_disp_width Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	ļ				De	scr	ipti	ion																
	Sit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 rd_ch_disp_height																															
	[15	:0]		RW	I		rd_	ch_	dis	p_v	vidt	h	Da	ta b	locl	K W	idth	ı (ir	ı by	rte)												

RD_CH_DISP_STRIDE

RD_CH_DISP_STRIDE is an RD_CH_DISP data block stride register.





RD_CH_DISP_SPACE

RD_CH_DISP_SPACE is an RD_CH_DISP data block space size register.

				Of	ffset	Ad	dres	S							Reg	iste	Na	me				То	tal I	Rese	et Va	lue			
					0x	141	4						I	RD_	CH	DI	SP_	SPA	CE			(0x00	000_	_000	0			
Bit	Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 Name Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														3	2	1	0											
Name	Ox1414 RD_CH_DISP_SPACE																												
Reset	Ox1414 RD_CH_DISP_SPACE Ox0000_0000														0	0	0												
	it 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 rd_ch_disp_space set 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																												
	[31	:0]		RW	I		rd_	ch_	dis	p_s	pac	e	rd_	chx	_he	eigh	t x	Str	ide				ne d	lata	blo	ck:	=		

RD_CH_DISP_BLANK_OFFSET

RD_CH_DISP_BLANK_OFFSET is an RD_CH_DISP blank data block offset register.

				Of	ffse	t Ad	dres	S							Reg	ister	· Na	me							То	tal I	Rese	t Va	alue			
	Bits Access Name											RI	D_C	H_I	DISF	B	LAì	NK_	OFI	FSE	Т				()x0(000_	000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				1	rd_	ch_d	isp_	blar	ık_o	ffse	t_he	eigh	t								rd_c	ch_d	lisp_	blaı	nk_o	offse	et_w	ridth	1			
Reset	0x1420 31 30 29 28 27 26 25 24 23 rd_ch_disp_blank_or t 0 0 0 0 0 0 0 0 0 Bits Access Name [31:16] RW rd_ch_disp_offset_heig [15:0] RW rd_ch_disp_offset_heig											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	rd_ch_disp_blank_o et 0 0 0 0 0 0 0 0 0 Bits Access Name [31:16] RW rd_ch_disp offset_heig												De	scr	ipti	on																
	rd_ch_disp_blank_o rd_ch_disp_blank_o rd_ch_disp_blank_o set 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:16] RW rd_ch_disp_blank_o rd_ch_disp_b											k_	Hei	ght	off	set	(in	line	e) o	f th	e b	lanl	c da	ıta t	oloc	k						
	[15	:0]		RW	V						lan	k_	Wie	dth	offs	set ((in	byte	e) o	f th	e b	lanl	k da	ıta t	oloc	k						

RD_CH_DISP_BLANK_SIZE

RD_CH_DISP_BLANK_SIZE is an RD_CH_DISP blank data block size register.

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							To	tal l	Rese	t Va	alue			
					0x	142	4						RD_	CH	_DI	SP_	BL	ANK	K_S	IZE					(0x0	000_	000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					1	rd_c	h_di	sp_	blan	k_h	eigh	ıt									1	rd_c	h_d	isp_	blaı	ık_v	vidtl	h				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name [31:16] RW rd_ch_disp_blar													scr	ipti	ion																
	Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																															
	[15	[0:5		RW	V		rd_ wic	ch_ lth	dis	p_b	lan	k_	Wi	dth	(in	byt	e) o	of th	ne b	lan	k da	ata 1	blo	ck								

RD_CH_DISP_BLANK_SPACE


RD_CH_DISP_BLANK_SPACE is an RD_CH_DISP blank data block space size register.

				Of		Ad 142	dres	S				D	D (·		r Na		CD	A CI	7							et Va				
					UX	142	8					K	ש_ע	CH_	סוט	P_E	SLA	INK_	_SP.	ACI	2				,	JXU	JUU_	_000	U			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													1	d_c	h_d	isp_	blar	ık_s	pace	e												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	ion																
	[31	:0]		RW	I		rd_	ch_	dis	p_b	lanl	k_	Siz	e (ii	n by	yte)	of	the	dat	a bl	lock	s sp	ace	= t	olan	ık_l	neig	t t	x St	ride	e	

				Of	ffset	Ad	dres	S							Reg	giste	r Na	me							То	tal I	₹ese	et Va	lue			
					0x	142	8					R	D_0	CH_	DIS	SP_E	BLA	NK_	_SP	ACI	Ξ				(0x00)00_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													1	d_c	h_d	lisp_	blar	ık_s	pace	e												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	ts		Ac	ces	s	Na	me	ļ				De	scr	ipt	ion																
							spa	ce																								


RD_CH_DISP_EN

RD_CH_DISP_EN is an RD_CH_DISP enable register.



RD_CH_DISP_STATUS


RD_CH_DISP_STATUS is an RD_CH_DISP working status register.



ADE_CTRAN5_DIS

ADE_CTRAN5_DIS is a CTRAN5 CSC bypass register.





ADE_CTRAN5_MODE_CHOOSE


ADE CTRAN5 MODE CHOOSE is a CTRAN5 mode control register.

				Of	ffset	Ado	dres	S							Reg	giste	r N	ame							To	tal 1	Res	et Va	alue			
					0x	540	8					ΑI	DE_	CT	RAN	15_N	MO	DE_	CH	008	SE				(0x0	000	_000	00			
Bit	31	30	29	28	27	26	25	24 2	:3	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															rese	rvec	I														,	ctran_mode
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	SC1	ript	ion	l															
	[31	:2]		RO)		rese	ervec	l				Res	ser	ved																	
	[1:0	0]		RW	V		ctra	ın_m	od	le			0: \\ 1: \textit{2}: \textit{A}	YU AR AR	V4 GB GB	14 – 888 888	_> 8 - 8 -	AI> >	mod RGE YU YU AR	888 V42 V44	22 44	38										



ADE_CTRAN5_STAT

ADE_CTRAN5_STAT is a CTRAN5 status register.



ADE_CTRAN5_CHDC0

ADE_CTRAN5_CHDC0 is CTRAN5 transform constant register 0.

				Oi	ffset	Ad	dres	S							Reg	isteı	Na	me							To	otal l	Rese	et Va	ılue			
					0x	541	0						A	DE	_CT	RA	N5_	СН	DC()						0x0	000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			re	serv	ed						cl	n0dc	21						res	serv	ed						c	h0do	0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:25]	RO)		rese	erve	ed				Res	serv	ed																	
	[24	:16]]	RW	V		ch()	dc 1	-				Thi	s 9.		cor			1 o					er a	nd	is e	xpre	esse	d b	y tv	vo's	S
	[15	:9]		RO)		rese	erve	ed				Res	serv	ed																	
	[8:0)]		RW	V		ch()	dc()										0 o					er a	nd	is e	xpre	esse	d b	y tv	vo's	5



				Of	ffset	Ado	dres	S							Reg	iste	r Na	me							То	tal I	Rese	t Va	lue			
					0x	541	0						A	DE	_CT	RA	N5_	СН	DC()					(0x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			re	serv	ed						cl	n0dc	:1						res	serv	ed						cl	ı0dc	0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me	!				De	scr	ipt	ion																
													con	nple	eme	ent.																

ADE_CTRAN5_CHDC1

ADE_CTRAN5_CHDC1 is CTRAN5 transform constant register 1.

				Of	fse	t Ad	dres	S						Reg	iste	r Na	me							To	otal 1	Re	eset '	Val	ue			
					0x	κ541	4					A	ADE_	_CT	RA	N5_	CH	DC1							0x0	000	0_0	000				
Bit	31	30	29	28	27	26	25	24	23	22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5 4	1	3	2	1	0
Name			re	serv	ed						ch0d	c 3						res	serv	ed							ch0	dc2	2			
Reset	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 ()	0	0	0	0
	Bit	s		Ac	ces	S	Na	me				De	scri	ipti	ion																	
	[31	:25]	RO			rese	erve	ed			Res	serv	ed																		
	[24	:16]	RW	I		ch0	dc3	}			Thi	insfo is 9- nple	bit	coi								er a	nd i	is e	хp	res	sed	l b <u>y</u>	y tw	o's	,
	[15	:9]		RO)		rese	erve	ed			Res	serv	ed																		
	[8:0)]		RW	I		ch0	dc2)			Thi	insfo is 9- nple	bit	coi								er a	nd i	is e	хp	ores	sed	l b <u>y</u>	y tw	o's	1

ADE_CTRAN5_CHDC2

ADE_CTRAN5_CHDC2 is CTRAN5 transform constant register 2.



				Of			S					A		_		: Na N5_		e HDC2	2					Т			eset V 00_00						
Bit	ne reserved											20	19	18	17	16	15	14	4 13	12	1	1 10	9	8	7	6	4	5 4		3	2	1	0
Name	0x5418 31 30 29 28 27 26 25 24 23 ne											ı1da	:1						res	serv	rec	1						ch1	dc()			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0 0	0	0	0	0	(0 0		0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scri	pti	on																	
	[31	:25]	RO	ı		rese	erve	d				Res	erv	ed																		
	[24	:16]	RW	7		ch1	dc1					Thi		bit	cor						nnel ed nu	_	er a	ınd	is e	exp	oress	sed	l by	/ tw	o's	}
	[15	:9]		RO	١		erve	d				Res	erv	ed																			
	[8:0)]		RW	7		ch1	dc0					Thi		bit	cor						nnel ed nu		er a	ınd	is e	exp	oress	sed	l by	/ tw	o's	}

ADE_CTRAN5_CHDC3

ADE_CTRAN5_CHDC3 is CTRAN5 transform constant register 3.

				Of	fset	Ad	dres	S						Reg	iste	r Na	me							To	tal I	Rese	t Va	ılue			
					0x	541	С					A	ADE	E_CT	RΑ	N5_	CH	DC3	3					(0x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			re	serv	ed						ch1c	lc3						res	serv	ed						cl	ı1do	2			
Reset	Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 reserved ch1dc3 Bits Access Name Des [31:25] RO reserved Reserved [24:16] RW ch1dc3 Transport [15:9] RO reserved Reserved [15:9] RO reserved Reserved														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me				De	SC1	ipti	ion																
	[31	:25]	RO	1		rese	erve	ed			Re	ser	ved																	
	[24]	RW	I		ch1		Th	is 9	-bit	coi							_	er ai	nd i	s ex	kpre	sse	d b	y tw	⁄o's	,				
	Bits Access Name Description																														
	[8:0	0]		RW	7		ch1	dc2	?			Th	is 9	form -bit eme	coi								er ai	nd i	s ex	kpre	sse	d b	y tw	⁄o's	,

ADE_CTRAN5_CHDC4

ADE_CTRAN5_CHDC4 is CTRAN5 transform constant register 4.



Name Reserved Re																														
	Ox5420 Site Site													_C	ΓRA	N5_	CI	HDC4	1					0x0	000_	_000	00			
Name														9	8	7	6	5	4	3	2	1	0							
Name	Dit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5														h2d	c0														
Reset	Name Reset O O O O O O O O O														0	0	0													
	Name Reserved Ch2dc1 Reserved Ch2dc1																													
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 Name reserved ch2dc1 reserved Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																														
	Description State State															y tv	vo's	3												
	Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Reset																													
	[8:0	0]		RW	I	chí	2dc()				Thi	s 9-	-bit	COI					 	_	er ai	nd i	is e	xpre	esse	ed b	y tv	vo's	3

ADE_CTRAN5_CHDC5

ADE_CTRAN5_CHDC5 is CTRAN5 transform constant register 5.

	reserved]	Reg	isteı	r Na	me	e						T	otal	R	eset	: Va	lue			
				0x	542					A	DE_	_CT	RA	N5_	CI	HDC:	5						0x0)0(00_0	000	0						
Bit	0x5424 it 31 30 29 28 27 26 25 24 23 me reserved Bits Access Name [31:25] RO reserved [24:16] RW ch2dc3 [15:9] RO reserved											20	19	18	17	16	15	14	4 13	12	1	11 10	9	8	7	6		5	4	3	2	1	0
Name			re	serv	ed						cl	12do	:3						re	serv	_{'e}	d						ch	2dc	2			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0 0	0	0	0	0		0	0	0	0	0	0
	Bits	S		Ac	ces	s	Na	me					De	scri	pti	on																	
	[31:	25]	RO			rese	erve	d				Res	serv	ed																		
	[24:	16]	RW	I		ch2	dc3					Thi		bit	cor						nnel 2 ed nur	_	er a	and	is e	exp	pre	sse	d b	y tv	vo's	3
	[15:	9]		RO			rese	erve	d				Res	serv	ed																		
	[8:0)]		RW	1		ch2	dc2					Thi		bit	cor						nnel 2 ed nur	_	er a	and	is e	exj	pre	sse	d b	y tw	vo's	3

ADE_CTRAN5_CSC0

ADE_CTRAN5_CSC0 is CTRAN5 transform coefficient register 0.

			Of	fset a		S							Regi				C0							otal I 0x00								
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved							C	esc0	1							reserved							(esc0	0					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess		Na	me					De	scr	ipti	on																
	[31	:29]	RO			res	erve	ed				Res	serv	ed																	
	[28	3:16]	RW	I		csc	01					Thi	s 13	el tr 3-bi omp	t co	eff	icie					nu	mbe	er a	nd i	is e	xpro	esse	ed b	у	
	[15	:13]	RO			res	erve	ed				Res	serv	ed																	
	[12	2:0]		RW	I		csc	00					Thi	s 1.	el tr 3-bi omp	t co	eff	icie		-			nu	mbe	er a	nd i	is e	xpro	esse	d b	y	

ADE_CTRAN5_CSC1

ADE_CTRAN5_CSC1 is CTRAN5 transform coefficient register 1.

				Of	ffset	Ad	dress								Reg	iste	r Na	me							To	tal 1	Res	et Va	lue			
					0x	542	С							ADI	E_C	TRA	AN5	_CS	SC1						(0x0	000	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved							c	sc1()							reserved							(esc0	2					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
													De	scr	ipti	ion																
	Bits Access Name												Res	serv	ed																	
	Bits Access Name [31:29] RO reserved												Thi	s 1.		t co	eff	icie	coef ent i				nuı	mbo	er a	nd	is e	xpre	esse	ed b	y	
	[15	:13]	RO)		rese	rve	d				Res	serv	ed																	



				Of	fset	Ado	dres	S							Reg	isteı	r Na	me							Тс	tal 1	Rese	t Va	lue			
					0x:	5420	С							ADI	E_C	ΓRA	AN5	_CS	SC1						(0x0	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved							C	esc1(0							reserved							(esc0	2					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	scr	ipti	on																
	[12	:0]		RW	7		csc	02					Thi	s 13	el tr 3-bi om	t cc	eff	icie					nu	mb	er a	nd	is e	xpre	esse	ed b	у	

ADE_CTRAN5_CSC2

ADE_CTRAN5_CSC2 is CTRAN5 transform coefficient register 2.

				Of	fset.	Ado	dress	S							Reg	iste	r Na	me							То	tal 1	Rese	et Va	alue			
					0x5	430	0							ADI	E_C	ΓRA	AN5	_CS	C2						(0x0	000_	_000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved					esc12	2							reserved							(esc1	1								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	-	Na	me					De	scr	ipti	on																
	[31	:29]	RO	ı		rese	erve	d				Res	serv	ed																	
	[28	:16]	RW	7		csc	12					Thi	s 1:	el tr 3-bi	t co	eff	icie					nu	mbo	er a	nd	is e	xpr	esse	ed b	у	
	[15	:13]	RO	1		rese	erve	d				Res	serv	ed																	
	[12	:0]		RW	I		csc	11					Thi	s 1:	el tr 3-bi	t co	eff	icie					nu	mbo	er a	nd	is e	xpr	esse	ed b	у	

ADE_CTRAN5_CSC3

ADE_CTRAN5_CSC3 is CTRAN5 transform coefficient register 3.

				Of		Ado 543	dress	3						Regi E_C				C2									et Va _000					
					UX.	3434	+							ADI	<u>. </u>	IK	INJ		<u></u>							UXU	<i></i>	_000	-			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved							c	sc2	I							reserved							(ese2	0					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
														scr	ipti	on																
	0 0 0 0 0 0 0 0 0 0 0												Res	serv	ed																	
	Bits Access Name [31:29] RO reserved												Thi	s 13		t co	eff	icie			ent sign		nuı	mbe	er a	nd	is e	xpro	esse	ed b	у	
	[15	:13]	RO	1		rese	rve	d				Res	serv	ed																	
	[12	2:0]		RW	7		csc2	20					Thi	s 1.		t co	eff	icie		-	ent sign		nuı	mbe	er a	nd	is e	xpro	esse	ed b	у	

ADE_CTRAN5_CSC4

ADE_CTRAN5_CSC4 is CTRAN5 transform coefficient register 4.

	ame res														Reg	isteı	r Na	me							To	tal l	Rese	t Va	lue			
					0x	543	8							ADI	E_C	ΓR.	AN5	_CS	SC4						(0x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serv	ed														(esc2	2					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na				De	scr	ipti	on																		
	Bits Access Name												Res	serv	ed																	
	[12	:0]		RW	V		csc	22					Thi	s 1.	el tr 3-bi	t cc	eff	icie					nu	mbe	er a	nd	is e	xpre	esse	ed b	у	


ADE_CTRAN5_IMAGE_SIZE

ADE_CTRAN5_IMAGE_SIZE is a CTRAN5 image size register.

				Of	fset	Ado	dress]	Reg	iste	r Na	me							To	otal	Res	et V	alue			
	Bits Access Name Description [31:22] RO reserved Reserved Number of image pixels. The value is a 22-bit unsigned number																														
Bit	31	30	29	28	27	26	25 2	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																															
Reset	eset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	0														
	[31:22] RO reserved Reserved																22-	bit	uns	sign	ed n	um	ber	-							
	[21	:0]		RW	I		imag	e_siz	ze				mpl			_											nus 1 va			9	
												the fori	nun	nbe is c	er o	f pi	xels	m	ust	be	an e	vei	n nı	ıml	er.	W	YU hen ere i	the	YU	V4	


ADE_CTRAN5_CFG_OK

ADE_CTRAN5_CFG_OK is a CTRAN5 configuration completion indicator register.



ADE_CTRAN6_DIS

ADE_CTRAN6_DIS is a CTRAN6 CSC bypass register.



ADE_CTRAN6_MODE_CHOOSE

ADE CTRAN6 MODE CHOOSE is a CTRAN6 mode control register.

				Of	ffset	Ado	dress								Re	giste	r l	Nan	ne							To	otal 1	Res	et Va	alue			
					0x5	550	8					ΑI	DE_	CT	RA1	N6_1	M(OD	E_(CHC	OOS	EΕ					0x0	000	_000	00			
Bit	31	30	29	28	27	26	25	24 2	3 2	22	21	20	19	18	17	16	1	.5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															rese	erve	đ															,	ctran_mode
Reset	0	0	0	0	0	0	0	0 0)	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	ts		Ac	cess	5	Naı	ne					De	SC1	ipt	ior	ı																
	[31	1:2]		RO)		rese	rved					Res	serv	ved																		
	[1:	0]		RW	V		ctra	n_m	odo	e			0: Y 1: A 2: A	YU AR AR	V4 GB GB	888 888 888		> P :	AR(> \ > \	GB /U /U	888 V42 V44	22 44	38										



ADE_CTRAN6_STAT

ADE_CTRAN6_STAT is a CTRAN6 status register.

				Of		Ad 550	dres: C	8					1		Regi				ΆΤ									et Va _000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															res	erv	ed															ctran_idle_indicate
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:1]		RO)		rese	erve	ed				Res	erv	ed																	
	[0]			RO	l		ctra	ın_i	dle	_in	dica	ate		dle		sta	tus															

ADE_CTRAN6_CHDC0

ADE_CTRAN6_CHDC0 is CTRAN6 transform constant register 0.

				Of	fset	Ado	dres	S							Reg	iste	r Na	me							To	otal	Res	et V	alue			
					0x	551	0						A	DE	_CT	RA	N6_	CF	IDC()						0x0	000	_000	00			
Bit	31	30	29	28	27	26	25	23	22	21	20	19	18	17	16	15	14	13	12	1	1 10	9	8	7	6	5	4	3	2	1	0	
Name			re	serv	ed						cl	h0do	21						res	serv	ed	l 					(h0d	c 0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	ion																
	reserved												Res	serv	ed																	
	reserved												Thi	s 9.		cor						nnel (d nur		er a	nd	is e	xpr	esso	ed b	y t	wo'	S
	[15:	:9]		RO)		rese	erve	d				Res	serv	ed																	
	[8:0)]		RW	7		ch0	dc0														nnel (d nur		er a	nd	is e	xpr	esse	ed b	y t	wo'	S



				Of		Ad 551		S							Reg				DCC	`							Rese					
					UX	.331	U						А	DE.	_C1	KA	110_	СП	DC(,					,	JXU)UU_	_000	U			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			re	serv	ed						cl	ı0dc	:1						res	serv	ed						cl	h0do	:0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me	!				De	scr	ipti	ion																
													con	nple	eme	nt.																

ADE_CTRAN6_CHDC1

ADE_CTRAN6_CHDC1 is CTRAN6 transform constant register 1

	reserved														Reg	iste	r Na	me							To	tal l	Rese	et Va	alue			
					0x5				A	DE.	_CT	RA	N6_	СН	DC1	l					(0x00	000_	000	00							
Bit	31	30	29	28	27 2	24	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	0x5514 31 30 29 28 27 26 25 24 23 22 te reserved at 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:25] RO reserved [24:16] RW ch0dc3												23						res	serv	ed						c	h0do	2			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
	Bit	s		Ac	cess	ľ	Nai	me					De	scr	ipti	ion																
	[31	:25]	RO)	r	ese	erve	ed				Res	serv	ed																	
	[24	:16]	RW	V	c	ch0	dc3						s 9-	bit	cor			3 o					er a	nd i	s ex	kpre	esse	ed b	y tv	vo's	3
	[15	:9]		RO)	r	ese	erve	ed				Res	serv	ed																	
	[8:0)]		RW	I	c	:h0	dc2	,					s 9-	bit	cor	-		2 o:	-		-		er a	nd i	s ex	kpre	esse	ed b	y tv	vo's	S

ADE_CTRAN6_CHDC2

ADE_CTRAN6_CHDC2 is CTRAN6 transform constant register 2



				Of		Ad 551	dres:	S					A		·		· Na N6_		: HDC:	2									set V 0_00		e			
Bit	31	30	29	28	27	26	25	24 2	3	22	21 2	0	19	18	17	16	15	14	1 13	12	1	11 10	9	8	8	7	6	5	4	3		2	1	0
Name			re	serv	ed						ch1	dc	1						re	serv	e c	d							ch1c	lc0				
Reset	0	0	0	0	0	0	0	0)	0	0 ()	0	0	0	0	0	0	0	0		0 0	0	(0	0	0	0	0	0)	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scri	pti	on																		
	[31	:25]]	RO			rese	erved				Res	serv	ed																				
	[24	:16]]	RW	7		dc1			,	Thi		bit	cor						nnel i		er	an	d i	s ex	крі	ress	ed	by	tw	o's			
	[15	:9]		RO			erved				Res	serv	ed																					
	[8:0)]		RW	7		ch1	dc0				r	Thi		bit	cor						nnel i		er	an	d i	s ex	крі	ress	ed	by	v tw	o's	

ADE_CTRAN6_CHDC3

ADE_CTRAN6_CHDC3 is CTRAN6 transform constant register 3

				Of	fset	Ado	dres	S						Reg	iste	r Na	me							To	otal 1	Rese	t Va	alue			
					0x	5510	С					A	DE.	_CT	RA	N6_	CH	DC3	3						0x0	000_	_000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			re	serv	ed						ch1d	e3						res	serv	ed						cl	h1de	2			
Reset	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me				De	scri	ipti	on																
	[31	:25]	RO			rese	erve	ed			Res	serv	ed																	
	[24	:16]	RW	7		ch1	dc3	3			Thi	insfe is 9- nple	bit	cor								er a	nd i	is e	xpre	esse	ed b	y tv	vo's	3
	[15	:9]		RO			rese	erve	ed			Res	serv	ed																	
	[8:0)]		RW	7		ch1	dc2	2			Thi	insfe is 9- nple	bit	cor								er a	nd i	is e	xpre	esse	ed b	y tv	vo's	3

ADE_CTRAN6_CHDC4

ADE_CTRAN6_CHDC4 is CTRAN6 transform constant register 4



				Of			dres: 0	S					A		Reg _CT				· ·IDC	4								et Va _000				
Bit	31	30	29	28	27	26	25	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			re	serv	ed						cl	n2do	21						re	serv	ed						c	h2do	e0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	ion																
	reserved												Res	serv	ed																	
	reserved t 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:25] RO reserved													s 9-	bit	cor						nel 2	_	er a	nd i	is ex	kpre	esse	d b	y tv	vo's	8
	[15	:9]		RO	1		rese	erve	d				Res	serv	ed																	
	[8:()]		RW	7		ch2	dc0						s 9-	bit	cor						nel 2	_	er a	nd i	is ex	kpre	esse	d b	y tv	vo's	5

ADE_CTRAN6_CHDC5

ADE_CTRAN6_CHDC5 is CTRAN6 transform constant register 5

	ne reserved														Reg	iste	r Na	me							То	tal I	Rese	t Va	alue			
					0x5	5524	4						A	DE	_CT	RA	N6_	CF	IDC:	5					(0x0(000_	000	0			
Bit	31	30	29	28	27	26	25	23	22	21	20	19	18	17	16	15	14	13	12	1	1 10	9	8	7	6	5	4	3	2	1	0	
Name			re	serv	ed						ch	2dc	23						res	serv	ed	1					cl	h2do	2			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0 0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	cess	3	Na	me	!				De	scr	ipti	ion																
	[31	:25]	RO)		rese	erve	ed				Res	serv	ed																	
	[24	:16]	RW	V		ch2	de3	3					s 9-	-bit	cor						nnel 2 ed nur		er ai	nd i	s ex	kpre	esse	d b	y tv	vo's	5
	[15	:9]		RO)		rese	erve	ed				Res	serv	ed																	
	[8:0	0]		RW	V		ch2	dc2	2					s 9-	-bit	cor				-		nnel 2 ed nur		er ai	nd i	s ex	крге	esse	d b	y tv	vo's	S

ADE_CTRAN6_CSC0

ADE_CTRAN6_CSC0 is CTRAN6 transform coefficient register 0.



				Of	fset . 0x5			5							Regi E_C1				C0							otal l 0x00						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved							c	sc0	1							reserved							(esc0	0					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	cess		Na	me					De	scri	ipti	on																
	[31	:29]	RO	ı		rese	erve	d				Res	erv	ed																	
	[28	:16]	RW	I		csc(01					Thi	s 13	el tr 3-bit omp	t co	eff	icie					nu	mbe	er a	nd :	is e	xpro	esse	ed b	у	
	[15	:13]	RO			rese	erve	d				Res	erv	ed																	
	[12	:0]		RW	I		csc(00					Thi	s 13	el tr 3-bit omp	tco	eff	icie		-			nu	mbe	er a	nd	is e	xpro	esse	ed b	у	

ADE_CTRAN6_CSC1

ADE_CTRAN6_CSC1 is CTRAN6 transform coefficient register 1.

				O	ffset	Ad	dress	8							Reg	iste	r Na	me							То	tal I	Rese	et Va	lue			
					0x	552	С							ADI	E_C	ΓRA	AN6	_CS	SC1						(0x0(000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SS I																	reserved							(esc0	2					
Reset	t 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	on																
	Bits Access Name												Res	serv	ed																	
	[28	3:16]	RW	V		csc	10					Thi	s 1.		t co	eff	icie	coef ent i				nuı	mbe	er a	nd i	is e	xpre	esse	ed b	y	
	[15	:13]	RO)		rese	erve	d				Res	serv	ed																	

				Of	ffset 0x:	Ado 5520		S						ADI	Reg E_C				SC1							otal l 0x00						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved								csc1()							reserved								csc0	2					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me	!				De	scr	ipti	on																
	[12	:0]		RW	V		csc	02					Thi		3-bi	t cc	eff	icie			ent sign		nuı	mbo	er a	ınd	is e	xpre	esse	ed b	у	

ADE_CTRAN6_CSC2

ADE_CTRAN6_CSC2 is CTRAN6 transform coefficient register 2.

	ралье														Reg	iste	r Na	me							To	tal 1	Rese	et V	alue			
					0x5	0							ADI	E_C	ΓRA	AN6	_CS	C2						(0x0	000_	_000	00				
Bit	31	30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved						(esc1	2							reserved							(esc1	1						
Reset	csc1 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:29] RO reserved											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess		Na	me	9				De	scr	ipti	on																
	[31	:29]	RO			res	erv	ed				Res	serv	ed																	
	[28	:16]	RW	I		cso	:12					Thi	s 1:	el tr 3-bi	t co	oeff	icie					nu	mbe	er a	nd	is e	xpr	ess	ed b	у	
	[15	:13]	RO			res	erv	ed				Res	serv	ed																	
	[12	:0]		RW	7		cso	:11					Thi	s 1.	el tr 3-bi	t co	eff	icie					nu	mbe	er a	nd	is e	xpr	ess	ed b	у	

ADE_CTRAN6_CSC3

ADE_CTRAN6_CSC3 is CTRAN6 transform coefficient register 3.



	Offset Address 0x5534 31 30 29 28 27 26 25 24 23 22 2														Regi				C3							otal l 0x00						
Bit	31 30 29 28 27 26 25 24 23 22 21 ee												19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																		reserved							(csc2	0					
Reset													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Aco	cess	6	Na	me					De	scr	ipti	on																
													Res	serv	ed																	
	[28	:16]	RW	I		csc	21					Thi	s 13		t cc	eff	icie			ent sigr		nu	mbe	er a	ınd	is e	xpr	esse	ed b	у	
	[15	:13]	RO			rese	erve	d				Res	serv	ed																	
	[12	:0]		RW	7		csc	20					Thi	s 1.		t cc	eff	icie			ent sigr		nu	mbe	er a	ınd	is e	xpr	esse	ed b	у	

ADE_CTRAN6_CSC4

ADE_CTRAN6_CSC4 is CTRAN6 transform coefficient register 4.

				O	ffse	t Ad	Offset Address 0x5538																		To	otal 1	Rese	et Va	alue			
	ne reser													ADI	E_C	TRA	AN6	_CS	SC4							0x0	000_	_000	0			
Bit	31 30 29 28 27 26 25 24 23 22 reserving												19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									res	serv	ed														(esc2	2					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	!				De	scr	ipti	ion																
	[31	:13	3]	RO)		res	erve	ed				Res	serv	ed																	
	[12	2:0]		RW	I		csc	22					Thi	s 1.	el tr 3-bi	t co	oeff	icie				22 ned	nu	mbe	er a	nd	is e	xpr	esse	ed b	у	


ADE_CTRAN6_IMAGE_SIZE

ADE_CTRAN6_IMAGE_SIZE is a CTRAN6 image size register.

				Of	fset	Ado	dress	S						Reg	iste	r Na	me							To	otal	Res	et Va	ılue			
					0x5	5530	C				1	ADE	_C	ΓRΑ	N6	_IM	AG	E_S	IZE						0x0	000	_000	0			
Bit	31	30	29	28	27	26	25	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name				1	reser	ved	l												in	nag	e_si	ze									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	Bit	:s		Ac	cess	6	Naı	me				De	scr	ipti	ion																
	[31	:22]	RO	ı			Res	erv	ed																					
																_	•				val iple			22-	bit	uns	igne	ed n	um	ber	
	[21	:0]		RW	I		ima	.ge_				mp	le, i		_											ius I val			9		
										the	nui nat	nbe	er o	f pi	xels	m	ıst	be	an e	evei	n nı	ıml	er.	Wł	YU nen i ere i	the	YU	V4	- 1		

ADE_CTRAN6_CFG_OK

ADE_CTRAN6_CFG_OK is a CTRAN6 configuration completion indicator register.



LDI_HRZ_CTRL0

LDI_HRZ_CTRL0 is LDI horizontal scanning control register 0.



				Of	fset	Ado	dres	S							Reg	iste	r Na	me							To	tal 1	Rese	et Va	alue			
					0x'	740	0							LI	DI_I	HRZ	C_C	ΓRL	.0						(0x0	000_	_000	0			
Bit													19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ame hbp														1	rese	rved									h	fp					
Reset	·													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
														scr	ipt	ion																
	Bits Access Name [31:20] RW hbp													izo	nta	l ba	.ck j	por	ch (HE	3P).	Its	val	ue 1	ranş	ge i	s 0-	-409	95.			
	[19	:12		RO	ı		res	erve	ed				Res	erv	ed																	
	[11	:0]		RW	1		hfp						The	e Hl	FP :	indi `a li	cate	es t	he r	un	ıbe	r of	pix	el c	loc	ks:	in tl	-409 he p al sy	erio			

LDI_HRZ_CTRL1

LDI_HRZ_CTRL1 is LDI horizontal scanning control register 1.

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							To	tal l	Rese	et Va	alue			
	e rese													LI	DI_I	HRZ	Z_C	ΓRΙ	.1						(0x0(000_	000	0			
Bit	1 31 30 29 28 27 26 25 24 23 22 rese												19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									1	rese	rvec	l														hs	sw					
Reset													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
													De	scr	ipt	ion																
	[31	:12]	RO)		res	erve	ed				Res	serv	ed																	
	[11	:0]		RW	V		hsv	V					wic	lth 1	min	_	1. T		,						_					ne a		

LDI_VRT_CTRL0

LDI_VRT_CTRL0 is LDI vertical scanning control register 0.



																	r Nai		.0						-			Rese					
	21	20	•	20			_	2.1	••			•	10	_								1 10									_	_	
Bit												20	19	18	17	16	15	14	13	12	l	1 10	9	8		7	5	5	4	3	2	I	0
Name	vbp														1	rese	rved					<u>.</u>					ví	fp					
Reset	set 0 0 0 0 0 0 0 0 0 0 0													0	0	0	0	0	0	0	(0 0	0	0	(0)	0	0	0	0	0	0
	set 0 0 0 0 0 0 0 0 0 0 0 0													scri	ipti	ion																	
	Bits Access Name													tica	al b	ack	por	ch	(VI	BP)). I	Its va	lue	ra	ng	e is	0-	-40	95.				
	[31	:20]]	RW	1		vbp)					per	iod	fro	m t		ıva	ılid			er of e syn							_				of
	Bits Access Name [31:20] RW vbp [19:12] RO reserved												Res	serv	ed																		
	[31:20] RW vbp													tica	ıl fr	ont	poi	ch	(V)	FP)	. I	ts va	lue	ra	ng	e is	0-	-40	95.				
	[11	:0]		RW	1		vfp						per		fro	m t						er of data						•	_				

LDI_VRT_CTRL1

LDI_VRT_CTRL1 is LDI vertical scanning control register 1.

				Of	fset	Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	t Va	alue			
														LI	OI_V	√RT	_C7	ΓRL	1						()x0(000_	000	0			
Bit													19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	e reserve																									VS	SW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
													De	scr	ipti	ion																
	[31	:12]	RO	ı		res	erve	ed				Res	serv	ed																	
	[11	:0]		RW	7		vsv	V						lth 1	nin	us	1. T		•			he o		_								ie

LDI_PLR_CTRL

LDI_PLR_CTRL is an LDI signal polarity control register.



				Of				S							_				_								Rese					
Bit	Bits Access Name										21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													1	resei	rved														data_en_plr	pixel_clk_plr	hsync_plr	vsync_plr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0x7410 31 30 29 28 27 26 25 24 23 22 21 20 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name Do [31:4] RO reserved Re [3] RW data_en_plr 0: [2] RW pixel_clk_plr 0: [1] RW hsync_plr 0: [0] RW vsync_plr 0:												De	scr	ipti	on																
	[31	:4]	DI_PLR_CT																													
	[3]			RW	V		data	a_e	n_p	lr			0: a	ictiv	ve h	igh		ıta v	vali	d si	gna	1 ld	i_d	ata_	_en	_0						
	[2]			RW	V		pix	el_c	:lk_	plr			0: a	ectiv	e a	t th	e ri	sing	g ed	lge		pix	el_	clk								
	31 30 29 28 27 26 25 24 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bits Access Name [31:4] RO reserved [3] RW data_en_p [2] RW pixel_clk_ [1] RW hsync_plr												0: a	ictiv	ve h	igh		oriz	ont	al s	ync	sig	nal	ldi	hs	ync	c_o					
	[0]			RW	V		vsy	nc_	plr				0: a	ectiv	e h	igh		ertic	cal s	syn	c sig	gna	1 1d	i_v	syn	c_c)					

LDI_DSP_SIZE

LDI_DSP_SIZE is an LDI display size register.

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	et Va	ılue			
					0x	741	4							I	LDI	_DS	P_S	IZE							()x0(000_	_000	0			
Bit	31 30 29 28 27 26 25 24 23 22 2 e vsize											20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															1	rese	rved									hs	ize					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	!				De	scr	ipt	ion																
	[31	:20]	RW	I		vsiz	ze					the		nbe							he d inus		_				_		valı is	ie i	S

[19:12]	RO	reserved	Reserved
[11:0]	RW		Number of horizontal pixels of the display. The configured value is the number of actual pixels minus 1, and the value range is 1–4096.

LDI_3D_CTRL

LDI_3D_CTRL is an LDI 3D display control register.

				O	ffset	Ad	dres	S	Offset Address 0x7418																То	tal l	Rese	t Va	alue			
					0x	741	8]	LDI	_3D	_CT	RL							()x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									1	rese	rvec	l													ac	tive	_spa	ice				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	s			De	scr	ipti	ion																					
	[31	:12]	RO)		rese	erve	ed				Res	serv	ed																	
	[11	:0]		RW	I		acti	ive_	_spa	ace				ve	spa	ce a	ipp]	ies	onl	y to	the	e fr	ame		_	•	s 0– e for)

LDI_INT_EN

LDI_INT_EN is an LDI interrupt mask register.



				set Ad								Reg	istei	r Na	me										t Va				
		_	()x741	С			_	_		_	LD	I_IN	IT_I	EN	_	_	_	_	_	_	()x00	000_	000	0			_
Bit	31 30	29	28 2	7 26	25	24	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						res	eerved								vactive_line_int_en	dsi_te1_pin_int_en	dsi_te0_pin_int_en	dsi_te_tri_int_en	vfrontporch_end_int_en	vactive1_end_int_en	vactive1_start_int_en	vactive0_end_int_en	vactive0_start_int_en	vbackporch_int_en	vfrontporch_int_en	vsync_int_en	edc_afifo_underflow_int_en	frame_end_int_en	frame_start_int_en
Reset	0 0	0	0 (0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits		Acce	ess	Nar	ne				De	scr	ipt	ion																
	[31:15	5]	RO		rese	rve	ed			Res	serv	red																	
	[14]		RW		vact	ive	_line_	int_		0: r	nas			inte	rrup	ot e	nab	ole f	or f	ran	ne v	alio	d da	ıta					
	[13]		RW		dsi_	te1	_pin_	int_		0: r	nas	_		t pi	n T	E1 :	inte	erruj	pt e	nab	ole								
	[12]		RW		dsi_	te0	_pin_	int_		0: r	nas	_		t pi	n T	E0 :	inte	erru	pt e	nab	ole								
	[11]		RW		dsi_	te_	tri_in	t_en		0: r	nas	_		t tri	gge	r in	iter	rupt	en	ablo	e								
	[10]		RW		vfro t_en	ntp	orch_	end	_in	0: r	nas	nd i ked bled		rrup	ot en	nab	le												
	[9]		RW		vact n	ive	1_enc	l_int	t_e	onl 0: r	y to nas	the	l	d in	terr ode	rupt	en	able	e fo	r th	e ri	ght	eye	e fra	ıme	(ap	pli	cab	le

				Of			dress	S								giste											Rese					
			•		0x	7410	<i>:</i> —						1		LL	OI_II	N I _	EN				-	-		(Jx0(000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								res	serv	ed								vactive_line_int_en	dsi_te1_pin_int_en	dsi_te0_pin_int_en	dsi_te_tri_int_en	vfrontporch_end_int_en	vactive1_end_int_en	vactivel_start_int_en	vactive0_end_int_en	vactive0_start_int_en	vbackporch_int_en	vfrontporch_int_en	vsync_int_en	edc_afifo_underflow_int_en	frame_end_int_en	frame_start_int_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ip	ion	1															
	[8]	1: enabled Prame valid data end interrupt enable (2D mode) or valid data interrupt enable for the left eye frame (3D mode)															icał	ole														
	[8] RW en 0: masked 1: enabled Frame valid data end interrupt enable (2D mode) or valid data															ta e	nd															
	[6]			RW	I		vac en	tive	e0_s	taı	t_ir	nt_		t ir nas	itei ske	rup d														d da	ıta	
	[5]			RW	V		vba	ckp	orc	h_:	int_	en		nas	ke		errı	ipt (ena	ble												
	[4]			RW	J		vfro	ontp	orc	h_	int_	_en		nas	ke		erru	ipt e	enal	ole												
	[3]			RW	J		vsy:	nc_	int	_en	l		Vei 0: 1 1: 6	nas	ke		sta	rt ir	nter	rup	t en	abl	e									



				O		t Ad :741		S							Reg LD		r Na NT_I											et Va _000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								re	serv	red								vactive_line_int_en	dsi_te1_pin_int_en	dsi_te0_pin_int_en	dsi_te_tri_int_en	vfrontporch_end_int_en	vactive1_end_int_en	vactive1_start_int_en	vactive0_end_int_en	vactive0_start_int_en	vbackporch_int_en	vfrontporch_int_en	vsync_int_en	edc_afifo_underflow_int_en	frame_end_int_en	frame_start_int_en
Reset	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	S	Na	me	•				De	scr	ipti	ion																
	[2]			RW	V		edo w_	_	-	_un	der	flα	0: r	nas	ariso ked oled		nte	rrup	ot e	nab	le											
	[1] RW frame_end_int_e													nas	end ked oled		terr	upt	ena	ıble	;											
	[0] RW frame_start_i										nt_	en	0: r	nas	sta ked oled		nter	rup	t en	abl	e											

LDI_CTRL

LDI_CTRL is an LDI control register.

				Of		Ado 742		S								egis LDI												otal 0x0						
Bit	31	30	29	28	27	26	25	24	23	3 22	21	20) 19	18	1	7 1	6	15	14	13	12	11	1	0	9	8	7	6	5	4	3	2	1	0
Name		reserved		ldi_en_self_clr					\	vactiv	ve_li	ine						shutdown	color_mode	bgr		c	orl	orb	ar_	_wid	lth		wait_vsync_en	bį	рр	date_gate_en	disp_mode_buf	ldi_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0	O	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me	:				De	esc1	iŗ	otic	n																	
	[31	:29]	RO			res	erve	ed				Re	ser	ve	d																		
	[28]		RW	I		ldi_	_en_	_S	elf_c	elr		0:	OI_I disa ena	ıb]	led						nati	ica	lly	st	ops	af	ter a	a fra	me	is (lisp	lay	ed.
	[27	[27:16] RW vactive_line												ma	ed	imu lin	m es i	va ea	lue che	is t s tl	he ne v	LC ⁄alı	D ie	he in	igł the	nt m e Va	nin	imu us 1 ive	. If	the	nuı			f
	[15]				0:	utde The	L	CI) w	orl	ks p	rop	perl	y.				rfac	ee														
	[14]		RW	7		col	or_:	mo	ode			0:	lor full red	c	oloı	m	od	e		DP	I in	nte	rfa	ce									
	[13]		RW	7		bgr						0:	GB (con	nn	non	RC	ЗB	ou	-				d F	R c	om	po	nen	ts aı	e e	xch	ang	ed)	
	[12	:6]		RW	I		cor	lorł	oai	_wi	dth			δB o														e is 28.	the	nun	ıbe	r of	act	ual
	[12:6] RW corlorbar_width [5] RW wait_vsync_en												0:	ait l disa ena	ıbl	led	yno	c_(othe	er e	nab	ole												
	[4:3] RW bpp													out R(R(R(res	GE GE GE	356 366 388	5 6 8	ma	at															



				O	ffs	et Ad	dres	S							Reg	iste	r Na	me							To	tal l	Rese	et Va	alue			
					C)x742	0								LI	OI_C	CTR	L								0x0	000_	000	00			
Bit	31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved		ldi_en_self_clr					va	ctiv	e_li	ine					shutdown	color_mode	bgr		co	orlor	bar_	_wio	lth		wait_vsync_en	bj	op	date_gate_en	disp_mode_buf	ldi_en
Reset	Bits Access Name												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipt	ion																
	[2]			RW	V		date	e_ga	ate_	_en			Dat 0: c 1: e	lisa	ble	d	gnal	ga	ting	g en	abl	e										
	[1] RW disp_mode_buf												disj	2D o olay	disp ying	olay g (d	mo efai	ılt v		e)		ıme	by	fra	me	mo	de o	duri	ng :	3D		
	[0] RW ldi_en												LD	I er	nab	le																

LDI_ORG_INT


LDI_ORG_INT is an LDI raw interrupt status register.

		1		et Ad x742		8								_	er Na RG_									tal F 0x00						
Bit	31 30	29 2	8 27	7 26	25	24	23	22	21	20) 19	18	1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						res	serv	ved								vactive_line_int	dsi_te1_pin_int	dsi_te0_pin_int	dsi_te_tri_int	vfrontporch_end_int	vactive1_end_int	vactive1_start_int	vactive0_end_int	vactive0_start_int	vbackporch_int	vfrontporch_int	vsync_int	edc_afifo_underflow_int	frame_end_int	frame_start_int
Reset	0 0	0 (0 0		0	0	0	0	0	0		0	C			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits		cce	ss	Na	me)				-		_	tio	1															
	[14] RO vactive line int This bit is not masked by the interrupt enable bit.																													
	Raw status of the specific line interrupt of frame valid data This bit is not masked by the interrupt enable bit. When the number of scanned lines reaches the number of specific Vact lines, this bit is set to 1. Raw status of the tearing effect pin TE1 interrupt															ive														
	number of scanned lines reaches the number of specific Vactilines, this bit is set to 1. Raw status of the tearing effect pin TE1 interrupt This bit is not masked by the interrupt enable bit. When the T pin detects a valid tearing effect signal, this bit is set to 1. Raw status of the tearing effect pin TE0 interrupt															ГЕ1	-													
	[12]	R	О.		dsi_	_te()_p	in_	int		Th	is b	it i	is no		ask	ed ł	y t	he i	ntei	rup	t er	nabl	le b	it. V				ГЕ0)
	[11]	R	О.		dsi_	_te_	_tri	_int	į		Th ho	is b st re	it i	is no	of the ot m s a to his l	asko earii	ed b	y tl	he i ct ti	ntei	rup	t er	nabl	le b	it. V					
	[10]	R	О.		vfro t	ontp	por	ch_	end	_i1	n Th	is b	it i	is no	of the ot m	ask	ed t	y t			-	t er	nabl	le b	it. V	Vhe	en t	he V	√BI	P
	[9]	R	.О		vac	tive	e1_	end	_in	t	(ap Th	pli is b	cal	ole o	of the only ot m ght	to t ask	he :	3D oy t	moo	de) ntei	rup	ot er	nabl	le b	it. V	Whe				d
	[8]	R	О.		vac	tive	e1_	star	t_ir	nt	(ap Th	pli is b	cal oit i	ole o	f thonly ot m ght	to t ask	he :	3D by t	moo	de) ntei	rup	ot er	nabl	le b	it. V	Whe	•			



				Of	ffset A			5								_		· Na ·G_I										Rese					
Bit	31	30	29	28	27 2	26	25	24	23	22	21	20	19	18	1	7 1	6	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								res	serv	ved									vactive_line_int	dsi_te1_pin_int	dsi_te0_pin_int	dsi_te_tri_int	vfrontporch_end_int	vactive1_end_int	vactive1_start_int	vactive0_end_int	vactive0_start_int	vbackporch_int	vfrontporch_int	vsync_int	edc_afifo_underflow_int	frame_end_int	frame_start_int
Reset	0	0	0	0	0	Т	0	0	0	0	0	0	0	0	() ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit [7]			RO	cess			me tive		enc	l_in		stat mo	w s tus de)	tat of	tus the	of v	alio	d da iske	ita e	end oy t	int he i	erru nte:	ipt o	of t	he l	eft	t (2) eye it. V	fra	me	(3E)	
	[6]			RO	,	nt	Rav stat mo	w s tus de)	tat of it	tus the	of v	the	fra d da	ime ita s	va star	lid t in	data terr	a sta upt	of	the	left	ot (2 eye	e fra	ame	(3]	D							
	[5]			RO	ı	1	vba	ckp	or	ch_	int		Rav Thi star	s b	it :	is n	ot	ma	ıske	ed b	y t						_	it. V	Vhe	en t	he V	VFI)
	[4]			RO	١		Rav Thi stai	s b	it	is n	ot	ma	ıske	ed b	y t			•	ot ei	nab	le b	it. V	Vhe	en t	he V	VBI	P						
	[3]			RO		Rav Thi syn	s b	it :	is n	ot	ma	ıske	ed b	y t	he i				•		it. V	Vhe	en f	ram	ie								
	[2]	2] RO edc_afifo_underflo													it :	is n	ot	ma	ıske	ed b	y t	he i	erflo nter	rrup	ot e		•	it. V	Vhe	en t	he		
	[1]			RO	ı	ſ	frar	ne_	en	d_i	nt		Rav Thi	s b	it :	is n	ot	ma	ıske	ed b	y t			•		nab	le b	it. V	Vhe	en t	he f	ran	ne





LDI_MSK_INT

LDI_MSK_INT is an LDI masked interrupt status register.

				Of	fset	Ado	dress	S							Reg	isteı	Na	me							To	tal I	Rese	t Va	ılue			
					0x	742	8							I	DI_	MS	K_I	NT							()x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												vactive_line_int	dsi_te1_pin_int	dsi_te0_pin_int	dsi_te_tri_int	vfrontporch_end_int	vactive1_end_int	vactive1_start_int	vactive0_end_int	vactive0_start_int	vbackport_int	vfrontporch_int	vsync_int	edc_afifo_underflow_int	frame_end_int	frame_start_int						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	S	Na	me					De	scr	ipti	on																
	[31	:15]	RO			rese	erve	ed				Res	serv	ed																	
	[14] RO vactive_line_int												Ma	ske	d st	atus	s of	the	sp	ecif	ĩc l	ine	inte	erru	pt c	of fi	ram	e va	alid	dat	a	



		(Offset 0x	Add 7428										giste _M\$												et Va _000				
Bit	31 30	29 2	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						res	serve	d								vactive_line_int	dsi_te1_pin_int	dsi_te0_pin_int	dsi_te_tri_int	vfrontporch_end_int	vactive1_end_int	vactive1_start_int	vactive0_end_int	vactive0_start_int	vbackport_int	vfrontporch_int	vsync_int	edc_afifo_underflow_int	frame_end_int	frame_start_int
Reset	0 0			0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name Description [13] RO dsi_tel_pin_int Raw status of the tearing effect pin TE1 interrupt																													
	Bits Access Name Description [13] RO dsi_te1_pin_int Raw status of the tearing effect pin TE1 interrupt																													
	[12]																	_		_										
	[11]	R	O		dsi_									IS O				_				er ii	nter	rup	t					
	[10]	R	О		vfro t	ntp	orc	h_€	end_	_in	Rav	V S	tatı	IS O	f the	e VI	F P (end	int	erru	ıpt									
	[9]	R	О		vact	ive	e1_e	nd_	_int	t				tatu le o							ıd iı	nter	rup	t of	the	e rig	tht (eye	fra	me
	[8]	R	О		vact	ive	e1_s	tarı	t_in					tatu plic									rrup	ot o	f th	e ri	ght	eye	;	
	[7]	R	О		vact	ive	:0_е	nd_	_int	t		ske	d s	tatu tatu e)															_	
	[6]	R	О		vact	ive	e0_s	tart	t_in			ske	d s	tatu tatu e)																
	[5]	R	О		vba	ekp	ort	int	ţ		Ma	ske	ed s	tatu	s of	the	e VI	BP	last	lin	e st	art	inte	rruj	pt					
	[4]	R	О		vfro	ntp	orc	n_i	nt		Ma	ske	d s	tatu	s of	the	e VI	FP s	star	t int	err	upt								
	[3]	R	О		vsyi	nc_	int				Ma	ske	d s	tatu	s of	the	ve	rtic	al s	ync	sta	ırt i	nter	rup	t					
	[2]	R	0		edc_ w_i	_	ifo_	unc	derí	flo	Ma	ske	ed s	tatu	s of	the	EI	ЭC	AF.	IFC	un	der	flov	w in	iter	rup	t			
	[1]	R	О		fran	ne_	end	in	ıt		Ma	ske	d s	tatu	s of	the	e fra	ame	en	d in	teri	rupt								
	[0]	R	0_		fran	ne_	star	t_iı	nt		Ma	ske	d s	tatu	s of	the	e fra	ame	sta	rt iı	nter	rup	t							



LDI_INT_CLR

LDI_INT_CLR is an LDI interrupt clear register.

				Of	ffset 0x	Ad 742		SS							_		· Na T_C										Rese					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19						13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								re	eserv	red								vactive_line_int_clr	dsi_te1_pin_int_clr	dsi_te0_pin_int_clr	dsi_te_tri_int_clr	vfrontporch_end_int_clr	vactive1_end_int_clr	vactive1_start_int_clr	vactive0_end_int_clr	vactive0_start_int_clr	vfrontporch_int_clr	vbackporch_int_clr	vsync_int_clr	edc_afifo_underflow_int_clr	frame_end_int_clr	frame_start_int_clr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	ıme	9				De	scri	ipti	ion																
	[31	:15]	RO)		res	erv	ed				Res	erv	ed																	
	[14]		RW	I		va	ctiv	e_li	ne_	int_										for							a. V	Vrit	ing	1	
	[13]		RW	I		dsi	_te	1_p	in_i	int_	clrl		ring iting	_		-				erruj pt.	ot c	leai	-								
	[12]		RW	I		dsi	_te	0_p	in_i	int_	clrl		ring iting	_		-				erruj pt.	ot c	lear	-								
	[11]		RW	I		dsi	_te	tri	int	_cl	r		ring iting							rupt pt.	cle	ear									
	[10]		RW	I		vfr t_c	ont lr	por	ch_	end			P en							pt.											
	[9]			RW	I		vao lr	etiv	e1_	end	_in			id o								or t	the	rigl	nt e	ye f	ran	ne				
	[8]			RW	7		va clr		e1_	star	t_ir	_		id o					_		ear pt.	for	the	rig	ht e	eye	frai	ne				
	[7]			RW	7		vao lr	etiv	e0_	end	_in	t_c	inte		pt c	lea	r fo	r th	e le	ft e	upt ye f pt.							vali	id d	ata	enc	i



				Of	fset A		ess										r Na T-C									tal F 0x00						
																	_										=					
Bit	31	30	29	28	27 2	6 2	5 2	24 2	23 :	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								reso	erve	d								vactive_line_int_clr	dsi_te1_pin_int_clr	dsi_te0_pin_int_clr	dsi_te_tri_int_clr	vfrontporch_end_int_clr	vactive1_end_int_clr	vactivel_start_int_clr	vactive0_end_int_clr	vactive0_start_int_clr	vfrontporch_int_clr	vbackporch_int_clr	vsync_int_clr	edc_afifo_underflow_int_clr	frame_end_int_clr	frame_start_int_clr
Reset	0	0	0	0	0) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	cess	N	lan	ne					De	scr	ipt	ion																
	[6]			RW	I	va cl		ive	0_s	tar	t_in	ıt_	inte	erru	pt o	elea	lata r fo	r th	e le	eft e	ye 1							va	lid (data	sta	ırt
	[5]			RW	I	V	fro	ntp	orc	n_i	nt_	clr					erru ars	-			pt.											
	[4]			RW	I	vl	bac	ekpo	orcl	1_i	nt_	clr					erru ars	-			pt.											
	[3]			RW	I	VS	syr	ıc_i	nt_	clr							sta ars			-		ear										
	[2]			RW	I			afi nt_c		uno	derf						unc ars					ıpt	clea	ar								
	[1]			RW	7	fr	am	ne_e	end	_in	ıt_c	lr					terr ars	•			pt.											
	[0]			RW	7	fr	am	ne_s	star	t_i:	nt_c	٦lr					nter ars	•			ıpt.											

LDI_WORK_MODE

LDI_WORK_MODE is an LDI writeback control register.




	Offset Address 0x7430 Bit 31 30 29 28 27 26 25 24 23 22 21														_		r Na K_l		DE									et Va _000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														res	serv	ed														colorbar_en	wback_en	work_mode
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipt	ion																
	[31	:3]		RO)		res	erve	ed				Res	serv	ed																	
	[2]			RW	V		col	orba	ar_e	en			ger	era	tes	red	, gr	een	hen, an	d b	lue	col	or t								call	у
	[1]			RW	V		wb	ack	_en	l			Wr	iteb	ack	en	abl	e														
	[0]			RW	V		WO	rk_1	moo	de			0: t	orki est norr	mo	de																

$LDI_HDMI_DSI_GT$

LDI_HDMI_DSI_GT is an HDMI/DSI pixel clock gating register.

				Of	fset	Ado	dres	S							Reg	istei	Na	me							То	tal I	Rese	t Va	llue			
					0x	743	4							LD	I_H	DM	LD:	SI_C	ЗT						(0x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														1	resei	ved															hdmi_pclk_off	dsi_pclk_off
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	on																
	[31	:2]		RO	١		res	erve	ed				Res	serv	ed																	



LDI_DE_SPACE_LOW

LDI_DE_SPACE_LOW is a DE signal validity control register for the 3D frame by frame format at the active space stage.

				Of	ffset	Ado	dres	S							Reg	iste	r Na	me							To	otal	Res	set V	alue	;		
					0x'	743	8						Ι	.DI_	DE	_SP	AC	E_L	OW							0x0	000	00_0	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															res	erv	ed															de_space_low
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	cess	s	Na	me					De	scr	ipti	on																
	[31	:1]		RW	V		rese	erve	d				Res	serv	ed																	
	[31:1] RW reserved [0] RW de_space_low												0: 7 1: 7	Γhe Γhe	DE DE	sig sig	gnal gnal	is	higl low	at at	the	act	tive ive	spa	ace ace	sta stag	ge ge.		ge			



DSI_CMD_MOD_CTRL

DSI_CMD_MOD_CTRL is a DSI CMD mode control register.

				Of	ffset	Ad	dres	S							Reg	isteı	r Na	me							То	tal 1	Rese	et Va	ılue			
					0x	7430	С						D	SI_	CM	D_N	ИΟΙ)_C	TRI	_					(0x0	000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														re:	serve	ed														dsi_wms_3d_mode	dsi_halt_video_en	dsi_halt_cmd_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:3]		RW	V		res	erve	ed				Res	serv	ed																	
	0 0												0: s	epa	sigr arate	ed V	VM	IS n	nod	e	nod	e (fi	ram	ie b	y fr	am	e)					
	[1] RW dsi_halt_video										o_e	en	line 0: c	e ex lisa	sig tens blec	sior 1. T	1.										use	d to	en	ablo	e las	st
	[0]			RW	V		dsi ₋	_hal	lt_c	md	_en	l	0: c	lisa	sig blec	1. T								erna	ally	7.						

DSI_TE_CTRL

DSI_TE_CTRL is a TE control register in DSI CMD mode.



				Of	ffset	Ad	dres	S							R	egiste	r Na	me							T	otal	Res	et V	alue	•		
	_				0x	744	0				_				DS	SI_TE	_C7	RL				_				0x0	0000	_002	20			
Bit	31	30	29	28	27	26	25	24	23	3 22	21	20	19	18	1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								re	ser	ved								dsi_te_pin_en	dsi		mas id	sk_u	ı dsi	i_te_ j	ma	sk_o	dsi te mask en	dsi te pin hd sel	i te hard s	te1 pin	dsi_te0_pin_p	dsi_te_hard_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0 0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
	Bit	:s		Ac	ces	s	Na	me	•				De	scr	ip	otion																
	[31	:15]	RW	I		rese	erve	ed				Res	serv	/e	d																
	[31:15] RW reserved F [14] RW dsi_te_pin_en v [14] t														T the	letect E pin e TE E pin in is	n de pin n de	is i	tioi not tioi	n lo use n lo	gic d in gic	is c 1 vi is e	lisa dec enal	bleo mo	ode	or	CM	Dr	noc	le.		nen
	[13	0:														of m	ask	ed '	ТЕ	sig	nals	s w	hen	TE	si	gna	ls a	re n	nasl	ked		
	[9:0	14] RW dsi_te_pin_en 0: wl 1: the 13:10] RW dsi_te_mask_und Ni 15: 16: 1														of di	spl	aye	d T	Έ s	ign	als	wh	en T	ГΕ	sigı	nals	are	ma	ıske	d	
	[14] RW dsi_te_pin_en wast_und ltd ltd ltd ltd ltd ltd ltd ltd ltd lt														w T	c ena are m E ma	iod isk	e, ig fun	gno ctio	re t on i	he i s di	inte sab	rru led	pt.	ed	onl	y in	har	dw	are	mod	de.
	[4]			RW	J		dsi_	_te_	_p	in_h	d_s	el	TE 0: 7 1: 7	ΓEC) p		in '	ГΕ	haı	dw	are	mo	de									
	[3]			RW	J		dsi_	_te_	_ha	ard_	sel		0: 7	ΓE į	pi	elect n sou gger	rce	inp	out	froi	n p	ins		IIPI								
	[2]			RW	J		dsi_	_te1	l_ ₁	pin_	p		0: 7	Γhe	ir	arity nput _l	ola	rity														
	[1]			RW	I		dsi_	_te(0_1	pin_	р		0: 7	Γhe	ir	arity nput p	ola	rity														

				Of	ffset	Ado	dres	S							Reg	iste	r Na	me							То	tal l	Rese	t Va	lue			
					0x	744	0]	DSI_	TE	_CT	RL							()x0(000_	002	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								re:	serv	ed								dsi_te_pin_en	dsi_		masl d	k_u	dsi_		mas s	k_d	dsi_te_mask_en	dsi_te_pin_hd_sel	dsi_te_hard_sel	dsi_te1_pin_p	dsi_te0_pin_p	dsi_te_hard_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	scr	ipti	on																
	Bits Access Name [0] RW dsi_te_hard_en													lisa enal s bi		l ust	be	disa	able	ed b					fori							

DSI_TE_HS_NUM

DSI_TE_HS_NUM is a DSI response line configuration register.

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							To	otal l	Rese	et Va	alue			
					0x	744	4							DS	SI_T	E_I	HS_	NUI	M							0x00	000_	_000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		1	rese	rvec	ı						ds	i_te	1_hs	s_nu	ım									ds	i_te	0_h	s_nı	ım				
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits			Acc	ess		Naı	ne					Des	crip	tior	ı																
	Bits Access Name [31:26] RW reserved												Res	serv	ed																	
	[25	:13]]	RW	V		dsi	_te1	_h:	s_n	um		who If the ign The	en t his ore e da	the field d. ta c	ΓΕ1 d is	l sig	gna] to	l is 0, o	in r	nod VS	le 2 S is	(V) use	S+I d to	HS)	ich). ansı	nit	data	a an	ıd H	IS i	
														s fi						_						ich	dat	a is	tra	nsn	 nitte	:d
	[12	:0]		RW	J		dsi	_te()_h:	s_n	um			his	fiel								`			ansı	nit	data	a an	d F	IS i	s
													The	e da	ta c	of (I	DSI	_TI	Ξ1_	HS	_N	UM	+	1) li	ine	s is	trar	ısm	itte	d in	1	



practice.
practice.

DSI_TE_HS_WD

DSI_TE_HS_WD is an Hsync detection width control register in DSI TE pin mode.

				Of	ffse	et Ado	dress	S							Reg	giste	r Na	me							To	tal I	Rese	t Va	lue			
					0)x744	8							D	SI_	TE_	HS_	W	D						(0x0(000_	300	3			
Bit	31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rese	rve	ed							dsi_	te1_	hs	_wd									dsi	_te0	_hs_	_wd				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	1
													De	scri	ipt	ion																
	Bits Access Name												Res	serv	ed																	
	[23	:12]		RW	V		dsi_	_te1	_h:	s_w	⁄d		is ii acti	n m	ode reg	e 2 (ion	(VS of t	+I the	det IS). TE st be	A sig	ΓE s nal	sign is g	al i rea	is ai	n H thai	S si n th	gna e fi	l w eld	hen val	the	;	
	Bits Access Name												is ii acti	n m	ode reg	e 2 (ion	(VS of t	+I the	det IS). TE st be	A sig	ΓE s nal	sign is g	al i rea	is ai	n H thai	S si n th	gna e fi	l w eld	hen val	the	;	

DSI_TE_VS_WD

DSI_TE_VS_WD is a Vsync detection width control register in DSI TE pin mode.


				Oi	fset	Ado	dres	S							Reg	iste	r Na	me							То	tal I	Rese	et Va	ılue			
					0x	7440	С							D	SI_	ТЕ_	VS	WI)						(0x0(008_	_008	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rese	rved	l							dsi_	te1	_vs_	wd									dsi	_te0	_vs_	_wd				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me	:				De	scr	ipt	ion																
	[31	:24]	RW	7		res	erve	ed				Res	serv	ed																	
	[23:12] RW dsi_te1_vs_wo										⁄d		is i reg	n m ion	ode of	2 (the	isec (VS TE e gr	+H sig	S). nal	A I	TE s grea	sign ter	al i tha	s a n th	VS e fi	sig eld	nal val	wh ue.	en t	the e fie	acti	
	[11:0] RW dsi_te0_vs_w																isec (VS								_						_	al ive



region of the TE signal is greater than the field value.

LDI_MCU_INTS


LDI_MCU_INTS is an MCU interrupt status register.



LDI_MCU_INTE

LDI MCU INTE is an MCU interrupt mask register.

				Of		Ado 745		S								gister_MC			Ξ							otal l 0x00						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ame														rc	eserv(ed															mcu_frm_end_int_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me	<u> </u>				De	scr	ip	tion																
	[31	:1]		RO	1		rese	erve	ed				Res	serv	ed	l																



LDI_MCU_INTC

LDI_MCU_INTC is an MCU interrupt clear register.

				Of	fset	Ad	dres	S							Reg	iste	r Na	me							To	tal I	Rese	et Va	ılue			
					0x	745	8							L	DI_	MC	U_I	NT(C						(0x0(000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															res	serv	ed															mcu_frm_end_clr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	ion	L															
	Bits Access Name [31:1] RO reserved													serv	ed																	
	[0]			WC)		mc	u_f	rm_	enc	d_c	lr	Fra	me	enc	l in	terr	upt	cle	ar.	Wri	ting	g 1	clea	ars	the	inte	erru	pt.			



3.4 MIPI DSI

3.4.1 Function Description


The MIPI DSI interface (DSI for short) of the display subsystem has the following features:

- Supports the following protocols:
 - MIPI® Alliance Specification for Display Serial Interface (DSI) v1.1 14 March 2012
 - MIPI® Alliance Specification for Display Command Set (DCS) v1.1 14 March 2012
 - MIPI® Alliance Standard for Display Pixel Interface v2.00 (DPI-2) 23 Jan 2006
 - MIPI® Alliance Specification for Stereoscopic Display Formats (SDF) v1.0 14 March 2012
 - MIPI® Alliance Specification for D-PHY v1.1 16 Dec 2011
 - AMBA 2.0 Specification (APB) from ARM
- Supports the enhanced DPI (eDPI) input interface. The polarity of the interface control signal can be configured.
- Transmits a large amount of pixel data by running the memory write start (MWS) and memory write continue (MWC) commands and supports the high-definition command mode LCD.
- Supports the pixel formats such as RGB565, RGB666 packed, RGB666 loosely packed, and RGB888.
- Supports the configurable display resolution. The maximum resolution is WUXGA (1920 x 1200).
- Supports the configurable number of D-PHY data lanes. One to four data lanes are allowed.
- Supports the configurable transfer rate of the data lane. The maximum transfer rate is 1.5 Gbit/s
- Supports bidirectional transfer and escape mode for data lane 0.
- Allows the virtual channel IDs for the video mode data packet, command mode data packet, and generic data packet to be separately configured.
- Supports all DCS commands and generic commands.
- Supports error correcting code (ECC) check and cyclic redundancy check (CRC).
- Supports the high speed (HS) or low power (LP) command transfer in video mode.
- Transmits and receives the end of transmission packet (EoTp).
- Supports the ultra-low power state (ULPS).
- Supports the error detection and recovery mechanism.
- Supports the 3D image format.
- Supports the peripheral response timeout mechanism.
- Supports the non-continuous clock.

3.4.2 Register Description

The DSI Controller core used in Hi6220 is build from Synopsys IP(1.20a). Details about the block can be found in DWC_mipi_dsi_host_databook.pdf and DWC_mipi_dsi_host_user.pdf (Which can also be downloaded from http://www.synopsys.com/dw/ipdir.php?ds=mipi_dsi)

The base address for DSI registers is 0xF410_7800.



4 Memory Control

4.1 Overview

This chapter describes the major memory control modules of the Hi6220.

Multimedia card (MMC)/Secure digital (SD)/Secure digital input/output (SDIO)
 The Hi6220 has three independent MMC modules that support the SD card, embedded multimedia card (eMMC), peer device (such as a Wi-Fi chip) with an SDIO interface respectively.

4.2 SD/SDIO/MMC Host Controller

4.2.1 Function

The SD/SDIO/MMC host is the host controller in the SD, SDIO, or MMC (including the eMMC) system. The host controls the following cards:

- SD 3.0 card
- SDIO 3.0 card
- MMC 4.41 & eMMC 4.5

The SD card and MMC are massive-storage devices with embedded flash memories. The SDIO card is used for data transfer and can contain flash memories.

Hi6220 V100 integrates the following three MMC modules:

- MMC0: Connects to eMMC and supports 1-bit, 4-bit, and 8-bit modes.
- MMC1: Connects to the SD 3.0 card and supports 1-bit and 4-bit modes (3 V and 1.8 V supported for the I/O device).
- MMC2: Connects to the slave device and supports 1-bit and 4-bit modes.

The SD/SDIO/MMC host controller has the following features:

- Supports SD, SDIO, MMC card interface protocols.
- Provides a slave advanced microcontroller bus architecture (AMBA) advanced highperformance bus (AHB) interface for transmitting data and accessing internal registers.
- Provides an internal DMA controller (IDMAC) dedicated for transmitting data.

Supports separate card interface clocks and bus interface clocks.

Card Interface Features

- SD 3.0 protocol
- SDIO 3.00 protocol
- MMC 4.41 and eMMC 4.5 protocols
- Cyclic redundancy check (CRC) and error detection
- Programmable baud rate
- Clock control circuit for enabling and disabling the card clock
- SDIO interrupt (eSDIO) in 1-bit and 4-bit data bus width modes
- SDIO suspend and resume operations
- SDIO read wait
- Block size ranging from 1 to 65535 bytes
- 4-bit DDR transfers defined in the SD 3.0 and MMC 4.41 protocols
- UHS-1 SD or SDIO card with the maximum rates of SDR50 and DDR50
- 4-bit and 8-bit HS200 modes defined in the eMMC 4.5 protocol, maximum interface frequency of 150 MHz
- Voltage switching between the SD and SDIO cards
- Card clock stop for preventing the FIFO overrun and underrun
- Busy status interrupt reported during write operations

4.2.2 Register Description

The EMMC/SD core used in Hi6220 is build from Synopsys IP(2.60a). Details about the block can be found in dwc_mobile_storage_db.pdf (Which can also be downloaded from https://www.synopsys.com/dw/ipdir.php?c=dwc_mobile_storage)

The base address for MMC0 registers is 0xF723_D000.

The base address for MMC1 registers is 0xF723_E000.

The base address for MMC2 registers is 0xF723_F000.



5 Peripheral Interfaces

5.1 GPIO

5.1.1 Function Description

The Hi6220 has 20 groups of general-purpose input/output (GPIO) pins, including GPIO0–GPIO2 in the power-on area of the system-on-chip (SoC) system and GPIO3–GPIO19 in the power-off area of the SoC system. Each GPOP group has eight programmable GPIO pins, and there are 160 GPIO pins in total. The GPIO pins are used to generate output signals or collect input signals for specific applications. The GPIO3–GPIO19 pins are multiplexed with other functional pins.

The GPIO has the following features:

- The GPIO complies with the advanced microcontroller bus architecture 2.0 (AMBA 2.0) advanced peripheral bus (APB) interface standard, and all register configuration interfaces and internal registers can be accessed.
- The GPIO supports only one bus clock and one reset signal but not separate soft reset.
- Each GPIO group provides eight independent input/output pins, which can be separately controlled by software. The pin direction during power-on reset is input by default.
- Any number of input pins can be configured as external interrupt signal sources over the interrupt interface, which is controlled by software.
- The interrupt triggering mode can be set to high-level-triggered, low-level-triggered, rising-edge-triggered, falling-edge-triggered, or dual-edge-triggered, which is controlled by software.
- Interrupts can be combined for output.
- The input interrupts of the eight pins in each GPIO group can be distributed by processor.
- The GPIO security operation feature can be configured.
- Except some pads in the power-on area, the GPIO can wake up the ACPU in sleep mode by using interrupts only during power-on. The ACPU can be woken up by using GPIO0-GPIO19.
- GPIO0–GPIO2 are located in the system power-on area.
- GPIO3–GPIO19 are located in the system power-off area.
- The GPIO supports only software control.

5.1.2 Register Description

Table 5-1 lists the base addresses for GPIO0 to GPIO19 registers.

Table 5-1 Base addresses for GPIO0 to GPIO19 registers

Register	Base Address
GPIO0 registers	0xF801_1000
GPIO1 registers	0xF801_2000
GPIO2 registers	0xF801_3000
GPIO3 registers	0xF801_4000
GPIO4 registers	0xF702_0000
GPIO5 registers	0xF702_1000
GPIO6 registers	0xF702_2000
GPIO7 registers	0xF702_3000
GPIO8 registers	0xF702_4000
GPIO9 registers	0xF702_5000
GPIO10 registers	0xF702_6000
GPIO11 registers	0xF702_7000
GPIO12 registers	0xF702_8000
GPIO13 registers	0xF702_9000
GPIO14 registers	0xF702_A000
GPIO15 registers	0xF702_B000
GPIO16 registers	0xF702_C000
GPIO17 registers	0xF702_D000
GPIO18 registers	0xF702_E000
GPIO19 registers	0xF702_F000

Table 5-2 describes GPIO registers.

 Table 5-2 Summary of GPIO registers

Offset Address	Register	Description
0x0004	GPIODATA_0	GPIO data register 0
0x0008	GPIODATA_1	GPIO data register 1



Offset Address	Register	Description
0x0010	GPIODATA_2	GPIO data register 2
0x0020	GPIODATA_3	GPIO data register 3
0x0040	GPIODATA_4	GPIO data register 4
0x0080	GPIODATA_5	GPIO data register 5
0x0100	GPIODATA_6	GPIO data register 6
0x0200	GPIODATA_7	GPIO data register 7
0x400	GPIODIR	GPIO direction control register
0x404	GPIOIS	Edge- or level-sensitive mode selection register
0x408	GPIOIBE	Single- or dual-edge-sensitive mode selection register
0x40C	GPIOIEV	Rising/Falling edge or high/low level trigger mode selection register
0x410	GPIOIE	Interrupt mask register
0x500	GPIOIE2	Interrupt mask register
0x504	GPIOIE3	Interrupt mask register
0x414	GPIORIS	Raw interrupt status register
0x418	GPIOMIS	Masked interrupt status register
0x530	GPIOMIS2	Masked interrupt status register
0x534	GPIOMIS3	Masked interrupt status register
0x41C	GPIOIC	Interrupt clear register
0x420	GPIOAFSEL	Hardware/Software mode control register

GPIODATA_0 is GPIO data register 0. It is used to buffer input/output data.

If the corresponding bit of GPIO_DIR is configured as output, the value written to the GPIO_DATA register is output to the corresponding pin (ensure that the pin multiplexing configuration is correct). If the bit is configured as input, the value of the corresponding input pin is read.



CAUTION

If the corresponding bit of GPIO_DIR is configured as input, the pin values are returned if the read operations are valid; if the corresponding bit is configured as output, the written values are returned if the read operations are valid.

The GPIO_DATA register masks the read and write operations on bits by using PADDR[9:2]. This register corresponds to 256 address spaces. PADDR[9:2] correspond to GPIO_DATA bit[7:0]. When a PADDR bit is high, the corresponding bit in GPIO_DATA can be read or written; when the corresponding bit is low, the read or write operation is not allowed. For example:

- If the address is 0x3FC (0b11_1111_1100), operations on all the eight bits of GPIO DATA bit[7:0] are valid.
- If the address is 0x200 (0b10_0000_0000), only the operation on GPIO_DATA bit[7] is valid.

				Of	fset	Ad	dres	S							Reg	iste	r Na	me							To	tal I	Rese	et Va	alue			
					0x	.000	4								GPI	OD.	AT/	1_ 0							()x0(000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													rved	l													da	ta_r	egis	ster		
Reset												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipt	ion																
	[31:8] RW reserved											Res	serv	ed																		
	[7:0] RW data_register												Dat	ta re	egis	ter																

GPIODATA 1

GPIODATA 1 is GPIO data register 1. Its function is similar to GPIODATA 0.

				Of	ffse	et Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	t Va	llue			
					0	x000	8								GPI	OD	AT/	_1							(0x0(000_	000	0			
Bit	31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	1 10	9	8	7	6	5	4	3	2	1	0
Name										rese	rved	l													da	ta_r	egis	ter				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	Bit	s		Ac	ce	ss	Na				De	scr	ipti	on																		
	[31:8] RW reserved												Res	serv	ed																	
	[7:0] RW data_register												Dat	ta re	egis	ter																



GPIODATA_2 is GPIO data register 2. Its function is similar to GPIODATA_0.

				Of	ffset	Ad	dres	S							Reg	isteı	· Na	me							То	tal F	Rese	et Va	alue			
					0x	.001	0							•	GPI	OD	A TA	A_2							()x00	000_	_000	0			
Bit													19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	2 20 27 20 27 27 27												rved	l													da	ta_r	egis	ter		
Reset	et 0 0 0 0 0 0 0 0 0 0 0												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	on																
	[31:8] RW reserved												Res	serv	ed																	
	[31:8] RW reserved [7:0] RW data_register												Dat	a re	egis	ter																

GPIODATA_3

GPIODATA_3 is GPIO data register 3. Its function is similar to GPIODATA_0.

				Of	ffse	et Ad	dres	S							Reg	isteı	r Na	me							То	tal I	Rese	t Va	alue			
					0	x002	0							(GPI	OD	AT/	_3							()x0(000_	000	0			
Bit													19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ne																										da	ta_r	egis	ter		
Reset	set 0 0 0 0 0 0 0 0 0 0 0												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ss			De	scr	ipti	on																					
	[31:8] RW reserved												Res	serv	ed																	
	[31:8] RW reserved [7:0] RW data_register												Dat	a re	egis	ter																

GPIODATA_4

GPIODATA_4 is GPIO data register 4. Its function is similar to GPIODATA_0.

				Of	ffset	Ad	dres	S							Reg	iste	r Na	me							То	tal I	Rese	t Va	alue			
					0x	.004	0								GPI	OD.	AT/	1_ 4							(0x0(000_	000	0			
Bit	31 30 29 28 27 26 25 24 23 22										21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														l													da	ta_r	egis	ter		
Reset	et 0 0 0 0 0 0 0 0 0 0 0										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:s		Ac	ces	s	Na	me					De	scr	ipti	ion																
	[31:8] RW reserved											·	Res	serv	ed																	

				Of	fset	Ado	dres	S							Reg	iste	r Na	me							То	tal I	Rese	t Va	alue			
					0x	004	0								GPI	OD.	AT/	1_ 4							(0x00	000_	000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 reserved data_register																														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	scr	ipt	ion																
	[7:	0]		RW	7		data	a_re	egis	ter			Dat	a re	egis	ter																

GPIODATA_5 is GPIO data register 5. Its function is similar to GPIODATA_0.

				Of	ffse	t Ad	dres	S							Reg	iste	r Na	me							To	tal I	Rese	t Va	lue			
					02	k008	0							(GPI	OD.	AT/	A_5							()x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												rese	rved														da	ta_r	egis	ter		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me)				De	scr	ipti	on																
	[31	:8]		RW	V		res	erve	ed				Res	serv	ed																	
	[7:0	0]		RW	I		dat	a_r	egis	ter			Dat	a re	egis	ter																

GPIODATA_6

GPIODATA_6 is GPIO data register 6. Its function is similar to GPIODATA_0.

				Of	ffs	et Ad	dres	S							Reg	iste	· Na	me							То	tal I	Rese	et Va	lue			
					0)x010	0								GPI	OD	AT/	_6							()x0(000_	000	0			
Bit	31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	1 10	9	8	7	6	5	4	3	2	1	0
Name		0x0100 GPIODATA_6 0x0000_0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 reserved data_reginger 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															egis	ter														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ce	ess	Na	me					De	scr	ipti	on																
	[31	:8]		RW	V		res	erve	ed				Res	serv	ed																	
	[7:0	0]		RW	I		dat	a_re	egis	ter			Dat	a re	egis	ter																



GPIODATA_7 is GPIO data register 7. Its function is similar to GPIODATA_0.

				Of	ffset	Ad	dres	S							Reg	isteı	· Na	me							То	tal F	Rese	et Va	lue			
					0x	020	0							•	GPI	OD	A TA	1_ 7							()x00	000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											:	rese	rved	l													da	ta_r	egis	ter		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:8]		RW	V		res	erve	ed				Res	serv	ed																	
	[7:0	0]		RW	I		dat	a_r	egis	ter			Dat	a re	egis	ter																

GPIODIR

GPIODIR is a GPIO direction control register.

				Of	ffse	t Ad	dres	s							Reg	iste	r Na	me							Тс	otal I	Rese	t Va	lue			
					0	x400)								G	PIC	DIF	1							(0x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												rese	rved														da	ata_	dire	ct		
Reset	0	Bits Access Name Description															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:8]		-			rese	erve	ed				Res	erv	ed																	
	-														irec	tioı	1															
														npu	ıt																	
													1: c	utp	ut																	

GPIOIS

GPIOIS is an edge- or level-sensitive mode selection register.

				Of	ffse	t Ad	dres	S							Reg	iste	r Na	me							To	tal 1	Rese	t Va	lue			
					0	x404	1								(GPI	OIS								(0x0	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											1	rese	rvec	l													inte	rrup	t_se	ense		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	S	Na	me	<u> </u>				De	scr	ipti	on																
	[31	:8]		-			res	erve	ed				Res	serv	ed																	
	[7:0	0]		RW	V		inte	erru	pt_	sen	se		0: 6	edge	or le-se	nsi	tive	mo	ode	mo	ode	sel	ect									

GPIOIBE

GPIOIBE is a single- or dual-edge-sensitive mode selection register.

				Of	fset	Ad	dres	S							Reg	iste	r Na	me							То	tal 1	Rese	t V	alue			
					0x	408	3								G	PIC	IBE	Ξ							(0x0	000_	_000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											1	rese	rved														inte	rrup	ot_s	ense		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	•				De	scr	ipti	ion																
	[31	:8]		-			rese	erve	ed				Res	serv	ed																	
	[7:0	0]		RW	7		inte	erru	pt_	sen	se		0: s who	ing ethe The	le-e er th	edge ne in	e-se nter	nsi rup	tive t is	mo trig	gger	Th ed	e G by 1	PIO the	OIE risi	ng	egi: edg	e o	r fal	lling	g ed	

GPIOIEV

GPIOIEV is a rising/falling edge or high/low level trigger mode selection register.

				Of	ffset	Ad	dres	S							Reg	isteı	r Na	me							То	tal I	Rese	t Va	lue			
					02	400	2								G	PIC	IEV	7							(0x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											:	rese	rved	1													inte	rrup	t_e	vent		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me	!				De	scr	ipti	ion																
	[31	:8]		-			res	erve	ed				Res	serv	ed																	
	[7:0	0]		RW	I		inte	erru	pt_	eve	nt		0: 7	Γhe	inte	erru	ipt i	is tr	igg	erec	d by	the	e fa	llin	g e	r m dge ge (or	low	lev	el.		

GPIOIE

GPIOIE is a GPIO interrupt mask register.

				Of	ffset	Ad	dres	S							Reg	isteı	· Na	me							То	tal 1	Rese	t Va	lue			
					0:	x41()								(GPIO	OIE								(0x0	000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											1	rese	rved														inte	errup	ot_m	ıask		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:8]		-			rese	erve	ed				Res	erv	ed																	
	[7:(0]		RW	I		inte	erru	pt_:	mas	sk		0: ገ	The		erru	pt o				•		_	•			ske ible					

GPIOIE2

GPIOIE2 is a GPIO interrupt mask register.

				Of	ffse	t Ad	dres	S							Reg	isteı	· Na	me							То	tal 1	Rese	t Va	ılue			
					0	x500)								G	PIC	DIE2	2							(0x0	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											1	rese	rved														inter	rupt	t2_n	nask		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	:S		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	:8]		-			rese	erve	ed				Res	erv	ed																	
	[7:0	0]		RW	I		inte	erru	pt2	_ma	ask		0: ገ	The		erru	pt o				•		_				sked					

GPIOIE3

GPIOIE3 is a GPIO interrupt mask register.

				Of	ffset	t Ad	dres	S							Reg	iste	r Na	me							Тс	tal 1	Rese	et Va	alue			
					0:	x504	1								G	PIC	DIE3	,								0x0	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												rese	rved														inte	rrup	t3_n	nask		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Bit	s		Ac	ces	s	Na	me	!				De	scr	ipti	on																
	[31	:8]		-			res	erve	ed				Res	serv	ed																	
	[7:0)]		RW	I		inte	erru	pt3 _.	_ma	ask		0: ገ	Γhe	pt n inte	erru	ıpt o				•		_	•								

GPIORIS

GPIORIS is a raw interrupt status register.

				Of	ffset	Ad	ldres	S							Reg	iste	r Na	me							To	tal I	Rese	t Va	lue			
					0:	x414	4								G	PIC	RIS	5							(0x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												rese	rved	l												ra	w_iı	nterr	upt	_sta	tus	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	s	Na	me	!				De	scr	ipti	ion																
	[31	:8]		-			rese	erve	ed				Res	serv	ed																	
	[7:0	0]		RO)		raw s	/_in	iteri	rupt	t_st	atu		Γhe	cor	res	pon	din	g pi							n in						

GPIOMIS

GPIOMIS is a masked interrupt status register.

				Of	fset	Ad	dres	S							Reg	isteı	r Na	me							To	otal l	Rese	et Va	alue			
					0:	x418	3								G	PIO	MI	S								0x00	000_	_000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													rved													mas	ked_	_inte	erruj	pt_s	tatus	S
Reset											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name												De	scr	ipti	ion																
	[31:8] - reserved											Res	erv	ed																		
	[31:8] - reserved [7:0] RO masked_interrutatus										rup	t_s		The	cor	res	pon	din	g pi	in d						n in nter			•			

GPIOMIS2

GPIOMIS2 is a masked interrupt status register.

		Offset Address 0x530 31 30 29 28 27 26 25 24 23 22 2													Reg	isteı	Na	me							To	tal 1	Rese	t Va	lue			
					0	x53()								GI	PIOI	MIS	2							(0x0	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												rese	rved												r	nasl	ked_	inte	rrup	t2_s	tatu	IS
Reset										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Bit	S		Ac	ces	s	Na	me					De	scr	ipti	ion																
	[31:8] - reserved											Res	serv	ed																		
	[7:0] RO masked_interestatus							rup	t2_	0: ገ	Γhe		res	pon	din	g p	in d							terr rup								

GPIOMIS3

GPIOMIS3 is a masked interrupt status register.

				Of	ffse	t Ad	dres	S							Reg	istei	r Na	me							To	otal 1	Rese	et Va	alue			
					0	x534	1								GI	PIO	MIS	3								0x0	000_	000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													rved	l											1	masl	ked_	inte	rrup	t3_9	statu	IS
Reset											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me	!				De	scr	ipti	on																
	[31	:8]		-			res	erve	ed				Res	serv	ed																	
	[7:0] RO masked_interstatus									rup	t3_	0: 7	Γhe	cor	resj	pon	din		in d							terr rup	•	-				


GPIOIC

GPIOIC is a GPIO interrupt clear register.

				Of	ffset	t Ad	dres	S							Reg	iste	r Na	me							To	tal I	Rese	t Va	lue			
					03	x410	2								(GPIO	OIC								(0x0(000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												rese	rved	l												int	erru	pt_s	tatu	s_cl	ear	
Reset										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Bits Access Name											De	scr	ipti	ion																	
	[31:8] - reserved										Res	serv	ed																			
	[7:0] WO interrupt_statu								us_	212	0: r	no e	pt of ffeo red		r																	

GPIOAFSEL

GPIOAFSEL is a hardware/software mode control register.




5.2 I²C

5.2.1 Function Description

The inter-integrated circuit (I²C) module of the DesignWare mainly acts as a master (both master and slave modes are supported). The I²C controller communicates with an external device with the I²C interface through the serial clock (SCL) and serial data (SDA) signal lines. The I²C interfaces can transmit/receive data to/from the slave on the I²C bus in compliance with I²C specifications V2.0.

Figure 5-1 shows the typical I²C application circuit.

Figure 5-1 Typical I²C application circuit



The I²C module has the following features:

- Supports the I²C bus protocol V2.0.
- Serves as a master or slave on the I²C bus, and supports bus arbitration for multiple masters when serving as a master.
- Servers as the transceiver on the I²C bus to transmit or receive data between the master and the slave.
- Supports the 7-bit standard slave address or 10-bit extended slave address when serving as a master.
- Supports the standard mode (100 kbit/s), fast mode (400 kbit/s), and high-speed mode (3.4 Mbit/s).
- Reports interrupts and queries the status of raw and masked interrupts.
- Does not support the CBUS component on the I²C bus. The CBUS bus consists of the shared I²C bus and an additional line, and the CBUS component implements communication through the CBUS bus.
- Suppresses glitches for the received SDA and SCL signals.

5.2.2 Register Description

The following are the base addresses for I²C registers:

- The base address for I²C0 registers is 0xF710 0000.
- The base address for I²C1 registers is 0xF710 1000.
- The base address for I²C2 registers is 0xF710 2000.
- The base address for I²C3 registers is 0xF710 3000.

Table 5-3 describes I²C registers.

Table 5-3 Summary of I²C registers

Offset Address	Register	Description
0x0000	I2C_CON	I ² C control register

Offset Address	Register	Description
0x0004	I2C_TAR	I ² C access slave device address register
0x0008	I2C_SAR	I ² C slave address register
0x000C	I2C_HS_MADDR	I ² C high-speed master code address register
0x0010	I2C_DATA_CMD	I ² C data channel register
0x0014	I2C_SS_SCL_HCNT	High level time configuration register for the SCL clock at standard speed
0x0018	I2C_SS_SCL_LCNT	Low level time configuration register for the SCL clock at standard speed
0x001C	I2C_FS_SCL_HCNT	High level time configuration register for the SCL clock at fast speed
0x0020	I2C_FS_SCL_LCNT	Low level time configuration register for the SCL clock at fast speed
0x0024	I2C_HS_SCL_HCNT	High level time configuration register for the SCL clock at high speed
0x0028	I2C_HS_SCL_LCNT	Low level time configuration register for the SCL clock at high speed
0x002C	I2C_INTR_STAT	Interrupt status register
0x0030	I2C_INTR_MASK	Interrupt mask register
0x0034	I2C_RAW_INTR_STAT	Raw interrupt status register
0x0038	I2C_RX_TL	RX FIFO threshold configuration register
0x003C	I2C_TX_TL	TX FIFO threshold configuration register
0x0040	I2C_CLR_INTR	Combined and independent interrupt clear register
0x0044	I2C_CLR_RX_UNDER	RX_UNDER interrupt clear register
0x0048	I2C_CLR_RX_OVER	RX_OVER interrupt clear register
0x004C	I2C_CLR_TX_OVER	TX_OVER interrupt clear register
0x0050	I2C_CLR_RD_REQ	RD_REQ interrupt clear register
0x0054	I2C_CLR_TX_ABRT	ABRT interrupt clear register
0x0058	I2C_CLR_RX_DONE	RX_DONE interrupt clear register
0x005C	I2C_CLR_ACTIVITY	ACTIVITY status register
0x0060	I2C_CLR_STOP_DET	STOP_DET interrupt clear register
0x0064	I2C_CLR_START_DET	START_DET interrupt clear register
0x0068	I2C_CLR_GEN_CALL	GEN_CALL interrupt clear register


Offset Address	Register	Description
0x006C	I2C_ENABLE	I ² C enable register
0x0070	I2C_STATUS	I ² C status register
0x0074	I2C_TXFLR	TX FIFO data count indicator register
0x0078	I2C_RXFLR	RX FIFO data count indicator register
0x007C	I2C_SDA_HOLD	Serial data (SDA) hold time register
0x0080	I2C_TX_ABRT_SOURCE	TX_ABRT source interrupt register
0x0088	I2C_DMA_CR	I ² C direct memory access (DMA) channel enable control register
0x008C	I2C_DMA_TDLR	TX FIFO threshold configuration register for DMA operations
0x0090	I2C_DMA_RDLR	RX FIFO threshold configuration register for DMA operations
0x0094	I2C_SDA_SETUP	SDA setup time register
0x0098	I2C_ACK_GENERAL_C ALL	General call response register
0x009C	I2C_ENABLE_STATUS	I ² C enable status register
0x00A0	I2C_FS_SPKLEN	Standard- and full-speed glitch suppression length register
0x00A4	I2C_HS_SPKLEN	High-speed glitch suppression length register
0x00F4	I2C_COMP_PARAM_1	Parameter register
0x00F8	I2C_COMP_VERSION	Version register
0x00FC	I2C_COMP_TYPE	DesignWareIP type register

I2C_CON

I2C_CON is an I²C control register.



I2C_CON can be configured only when the I²C is disabled (I2C_ENABLE[enable] is 0).



I2C_TAR

I2C TAR is an I²C access slave device address register.



CAUTION

I2C_TAR can be configured only when the I²C is disabled (I2C_ENABLE[enable] is 0).

			Set Ac				R	egister	r Name TAR	:		,	Total R	Reset V x0055	/alue	
Bit	15 1	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved		i2c_10bit_addr_master	special	gc_or_start					i2c	_tar				
Reset															1	
	Bits Access Name Description															
	[15:13]	-		reserv	ed		Reser	ved								
	[12]	RV	v	i2c_1 maste	_	auui_	acts a 0: 7-b	s a m	dressin	ıg	ing m	ode v	when l	DW_a	apb_i2	2c
	[11] RW special 0: disabled 1: enabled											uncti	on ena	able		
	[10]	RV	V	gc_or	_start			on wheral				genera	al call	or sta	art byt	e
	[9:0]	RV	V	i2c_ta	ar				ess that devic		ccess	ed by	the I ²	C wh	en I ² C	Cacts

I2C_SAR

I2C_SAR is a slave I²C address register.






CAUTION

I2C SAR can be configured only when the I²C is disabled (I2C ENABLE[enable] is 0).

		Off	set Ad	dress			R	Registe	r Name	•		-	Гotal R	leset V	alue	
			0x000	8				I2C_	SAR				02	k0055		
Bit	15 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			rese	rved							i2c_	_sar				
Reset	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:10]	-		reserv	ed		Reser	ved								
	[9:0]	RV	V	i2c_s	ar				the sl				7-bit	addre	essing	,

I2C_HS_MADDR

I2C_HS_MADDR is an I²C high-speed master code address register. It can be configured only when the I²C is disabled (I2C_ENABLE[enable] is 0).



I2C_DATA_CMD

I2C_DATA_CMD is an I²C data channel register.

		Off	set Ad	dress			R	Registe	r Name	e		,	Total R	eset V	'alue	
			0x001	0			I2C	C_DAT	`A_CM	1D			0x	0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		re	eserve	d		restart	stop	cmd				d	at			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	riptio	on							
	[15:11]	-		reserv	ved		Rese	ved								
	1: A RESTART is generated before the next transfer no matter whether the current transfer direction is the same as the previous one. 0: A RESTART is generated before the next transfer only if the current transfer direction is different from the previous one. 1: A STOP is generated after the current bytes are transferred no matter whether the TX FIFO is empty.														the fer	
														ely or a e oty.		
							curre the di FIFO	nt trar	nsfer a on con opty, t	and tra nmana he ma	nsmi l wor ster p	ts or a d con oulls S	receiv figura SCL d	es dat	ta base If the	ed on TX
								/Write						2		
	[8]	W	Э	cmd			will t eight	ransm	it data DAT)	a to th will l	e I ² C	bus.	at the In this	case	, the l	ower
								ad ope					at the	I ² C co	ontrol	ler
	[7:0]	RV	V	dat			The c	lata re eight	ceive bits a	d thro	ugh t	he I ² C	d throi C bus i	is obt	ained	if
								vritter bits a			nsmit	ted to	the I ²	C bus	s if the	ese



I2C_SS_SCL_HCNT

I2C_SS_SCL_HCNT is a high level width configuration register for the SCL clock at standard speed.



CAUTION

I2C_SS_SCL_HCNT can be configured only when the I²C is disabled (I2C_ENABLE[enable] is 0).

		Off	fset Ad	ldress			R	egiste	r Name	e		-	Γotal R	Reset V	alue	
			0x001	.4			I2C_	SS_S	CL_HC	CNT			02	x0190		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Reset	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0	0
	Bits	Ac	ccess	Nam	e		Desc	ripti	on							
	Bits Access Name Description Number of ic_clk clo signal in standard mo											les fo	r the l	high-l	evel S	SCL
	[13.0]	IX V		120_5	S_SCI_	-			he mir than 6					any w	ritten	

I2C_SS_SCL_LCNT

I2C_SS_SCL_LCNT is a low level width configuration register for the SCL clock at standard speed.



CAUTION

 $I2C_SS_SCL_LCNT$ can be configured only when the I^2C is disabled ($I2C_ENABLE[enable]$ is 0).

		Off	fset Ad	ldress			R	egiste	r Name	e		-	Γotal R	leset V	alue	
			0x001	.8			I2C_	SS_S	CL_LC	CNT			0x	.01D6		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							i2	2c_ss_	scl_lcr	nt						
Reset	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	0
	Bits	Ac	ccess	Nam	e		Desc	ripti	on							
	[15:0]	RV	X 7	i2c s	s sol		Numb signal		_		-	les fo	r the l	low-le	evel S	CL
	[13.0]	IX V	'V	120_8	5_501_	_iciit	Note value							any w	ritten	

I2C_FS_SCL_HCNT

I2C_FS_SCL_HCNT is a high level width configuration register for the SCL clock at fast speed.



CAUTION

I2C_FS_SCL_HCNT can be configured only when the I^2C is disabled (I2C_ENABLE[enable] is 0).

		Off	set Ad	ldress			R	egiste	r Name	•		-	Γotal R	Reset V	alue	
			0x001	C			I2C_	FS_S	CL_HC	CNT			0x	003C		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							i2	2c_fs_	scl_hcr	nt						
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:0]	RV	V	i2c f	s sol				ic_cll st mo		k cyc	les fo	r the l	high-l	evel S	SCL
	[13.0]	IX V	v	120_1	5_501_	ilciit			he mir han 6					any w	ritten	

I2C_FS_SCL_LCNT

I2C_FS_SCL_LCNT is the low level width configuration register for the SCL clock at fast speed.





CAUTION

I2C_FS_SCL_LCNT can be configured only when the I^2C is disabled (I2C_ENABLE[enable] is 0).

		Of	fset Ad	ldress			R	Registe	r Name	•		-	Γotal R	leset V	alue	
			0x002	20			I2C_	FS_S	CL_LC	NT			02	k0082		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							i	2c_fs_	scl_lcn	t						
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0
	Bits	Ac	ccess	Nam	e		Desc	ripti	on							
	[15:0]	RV	X /	i2c fs	e sol				ic_cll		k cyc	les fo	r the l	low-le	evel S	CL
	[13.0]	10.1	· •	120_1	3_301_	-			he mir than 8					any w	ritten	

I2C_HS_SCL_HCNT

I2C_HS_SCL_HCNT is a high level time configuration register for the SCL clock at the high speed.



CAUTION

I2C_HS_SCL_HCNT can be configured only when the I²C is disabled (I2C_ENABLE[enable] is 0).

		Off	set Ad	ldress			R	egiste	r Name	e		-	Γotal R	Reset V	'alue	
			0x002	24			I2C_	HS_S	CL_HC	CNT			02	x0006		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							i2	c_hs_	scl_hcı	nt						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
	Bits	Ac	cess	Nam	e		Desc	riptio	on							
	[15:0]	RV	V	i2c_h	s_scl_	_hent	Numl signa	oer of l in hi	ic_cllgh-sp	k cloc eed m	k cyc node	les fo	r the l	high-l	evel S	SCL



	Note th	at the minimum value is 6 and any written
	value le	ess than 6 is regarded as 6.

I2C_HS_SCL_LCNT

I2C_HS_SCL_LCNT is a low-level time configuration register for the SCL clock at the high speed.



CAUTION

I2C_HS_SCL_HCNT can be configured only when the I²C is disabled (I2C_ENABLE[enable] is 0).

		Off	set Ad	ldress			R	egiste	r Name	e		-	Γotal R	Reset V	alue	
			0x002	28			I2C_	HS_S	CL_LC	CNT			02	x0010		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							i2	2c_hs_	scl_lcr	nt						
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:0]	RV	X /	i2c h	e ecl				ic_clligh-sp			les fo	r the l	low-le	evel S	CL
	[13.0]	IX V	· V	120_11	3_301_	_			he mir than 8					any w	ritten	

I2C_INTR_STAT

I2C_INTR_STAT is an interrupt status register.



			set Ad					_	r Name R_ST <i>A</i>			-	Fotal R	Reset V	'alue	
Bit	15 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	1	esei	rved		gen_call	start_det	stop_det	activity	rx_done	tx_abrt	rd_req	tx_empty	tx_over	rx_full	rx_over	rx_under
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	riptio	on							
	[15:12]	-		reserv	ed		Reser	ved								
	[11]	RC)	gen_c	eall		GEN_call re 0: No 1: A g	equest gene genera	t is rec ral ca al call	ceived Il requ reque	d uest is est is 1	receiv	ived. ved.			ral
	[10]	RC)	start_	det		STAF condi 0: Th	tion is	s met t cond	on the	e I ² C is not	bus met.	g whe	ether t	the sta	nrt
	[9]	RC)	stop_	det		STOF condi 0: Th	tion is	s met cond	on the	e I ² C lis not	bus met.	wheth	ner the	e stop	
	[8]	RC)	activi	ty		ACTI the I ² 0: idle 1: bus	C e	inter	rupt,	indica	ating	the ac	tivity	status	s of
	[7]	RC)	rx_do	one		RX_I devic comp 0: not 1: cor	e, this lete. comp	bit ir	ndicat						
	[6]	RC)	tx_ab	rt		multi	ple ca		or de	tails, s	see	pt can	be tr	iggere	ed in
	[5]	RC)	rd_re	q		RD_F devic initiat 0: No 1: A 1	e, this ted by reque	bit ir a ma est is	ndicat ster d initiat	es wh evice ed.	ether				

			set Ac					-	r Name R_STA			7		Reset V x0000	'alue	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		rese	rved		gen_call	start_det	stop_det	activity	rx_done	tx_abrt	rd_req	tx_empty	tx_over	rx_full	rx_over	rx_under
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[4]	RC RC		tx_en			the Tourner the To	X FIF e data e data nold. DVER IFO o	TY int O rea in the in the	ches of TX e TX	or is b	is aboreach	the the theore the	iresho te thre is bel	old eshold ow th	 e
	[2]	RC)	rx_fu	11		RX F 0: Th	IFO r e data e data	interreaches eaches in the	s or is	s abov FIFO	e the	thresl low th	hold ne thre	esholo	l.
	[1]	RC)	rx_o\	⁄er			X FIF	C inter O ove			ting v	wheth	er the	data	in
	[0]	RC)	rx_ur	ıder		the in I2C_1 0: Th 1: Wh	ternal DATA is bit nen th	ER into l bus in A_CM is mean e RX A_CM	nterfa D. ming FIFO	ice ini	tiates	a req	uest t	o reac	

I2C_INTR_MASK

I2C_INTR_MASK is an interrupt mask register. The value 0 indicates that the interrupt is masked, and the value 1 indicates that the interrupt is not masked.



		Off	set Ac	ldress			R	egiste	r Name	•		7	Γotal R	eset V	alue	
			0x003	30			I2C	_INTI	R_MAS	SK			0x	08FF		
Bit	15 1	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	1	resei	rved		m_gen_call	m_start_det	m_stop_det	m_activity	m_rx_done	m_tx_abrt	m_rd_req	m_tx_empty	m_tx_over	m_rx_full	m_rx_over	m_rx_under
Reset	0	0	0	0	1	0	0	0	1	1	1	1	1	1	1	1
	Bits	Ac	cess	Nam	e		Desc	riptio	on							
	[15:12]	-		reserv	ved		Reser	ved								
	[11]	RV	V	m_ge	n_cal	1	GEN_	_CAL	L inte	errupt	mask					
	[10]	RV	V	m_sta	art_de	t	STAF	RT_D	ET in	terrup	ot mas	k				
	[9]	RV	V	m_sto	op_de	t	STOF	_DE	Γ inte	rrupt	mask					
	[8]	RV	V	m_ac	tivity		ACTI	VITY	inter	rupt 1	nask					
	[7]	RV	V	m_rx	_done	;	RX_I	OONE	E inter	rupt r	nask					
	[6]	RV	V	m_tx_	_abrt		TX_A	ABRT	inter	rupt n	nask					
	[5]	RV	V	m_rd	_req		RD_F	REQ i	nterru	pt ma	ısk					
	[4]	RV	V	m_tx_	_empt	y	TX_E	EMPT	Y inte	errupt	mask	[
	[3]	RV	V	m_tx_	_over		TX_C	OVER	inter	rupt n	nask					
	[2]	RV	V	m_rx	_full		RX_F	FULL	interr	upt n	nask					
	[1]	RV	V	m_rx	_over		RX_0	OVER	inter	rupt r	nask					
	[0]	RV	V	m_rx	_unde	r	RX_U	JNDE	ER int	errupt	t masl	ζ.				

I2C_RAW_INTR_STAT

I2C_RAW_INTR_STAT is a raw interrupt status register. The value 0 indicates that no interrupt is generated, and the value 1 indicates that an interrupt is generated.

		Off	Set Ac				R I2C_R	-	r Name NTR_S			7	Γotal R	leset V	alue	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	1	rese.	rved		r_gen_call	r_start_det	r_stop_det	r_activity	r_rx_done	r_tx_abrt	r_rd_req	r_tx_empty	r_tx_over	r_rx_full	r_rx_over	r_rx_under
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	riptio	on							
	[15:12]	-		reserv	/ed		Reser	ved								
	[11]	RC)	r_gen	_call		GEN_	CAL	L raw	inter	rupt s	status				
	[10]	RC)	r_star	t_det		STAF	RT_D	ET ra	w inte	errupt	status	S			
	[9]	RC)	r_stop	_det		STOF	_DE	Γ raw	interi	rupt st	tatus				
	[8]	RC)	r_acti	vity		ACTI	VITY	raw	interr	upt st	atus				
	[7]	RC)	r_rx_	done		RX_I	OONE	Eraw	interr	upt st	atus				
	[6]	RC)	r_tx_a	abrt		TX_A	BRT	raw i	nterrı	ıpt sta	itus				
	[5]	RC)	r_rd_	req		RD_F	REQ r	aw in	terrup	t stati	us				
	[4]	RC)	r_tx_c	empty	7	TX_E	EMPT	Y raw	inter	rupt s	status				
	[3]	RC)	r_tx_e	over		TX_C	VER	raw i	nterri	upt sta	atus				
	[2]	RC)	r_rx_	full		RX_F	ULL	raw i	nterru	ıpt sta	tus				
	[1]	RC)	r_rx_	over		RX_0	OVER	raw	interr	upt sta	atus				
	[0]	RC)	r_rx_	under		RX_U	JNDE	ER rav	v inte	rrupt	status				

I2C_RX_TL

I2C_RX_TL is an RX FIFO threshold configuration register.

		Off	set Ac	ldress			R	Registe	r Name	e		-	Γotal F	Reset V	alue	
			0x003	8				I2C_R	X_TL				0:	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rese	rved							rx	_tl			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:8]	-		reserv	ved		Reser	ved								



[7:0]	RW	rx_tl	RX FIFO threshold. The actual value is equal to the configured value plus 1. Note that any configured value greater than 8 is considered as 8.
-------	----	-------	---

I2C_TX_TL


I2C_TX_TL is a TX FIFO threshold configuration register.

		Off	set Ad	ldress			R	Registe	r Name	•		-	Γotal R	leset V	alue	
			0x003	C				I2C_T	X_TL				02	k0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rese	rved							tx	_tl			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	riptio	on							
	[15:8]	-		reserv	/ed		Rese	rved								
							TX F	IFO tl	hresho	old						
	[7:0]	RV	V	tx_tl				that a dered	ny coi as 8.	nfiguı	ed va	lue gi	reater	than	8 is	

I2C_CLR_INTR


I2C_CLR_INTR is a combined and independent interrupt clear register.

		Off	set Ad	ldress			R	egiste	r Name	e		-	Γotal R	eset V	alue	
			0x004	10			120	C_CLI	R_INT	R			02	0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							r	eserve	d							clr_intr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	riptio	on							
	[15:1]	-		reserv	ved		Reser	ved								




I2C_CLR_RX_UNDER

I2C_CLR_RX_UNDER is an RX_UNDER interrupt clear register.




I2C CLR RX OVER

I2C_CLR_RX_OVER is an RX_OVER interrupt clear register.




I2C_CLR_TX_OVER

I2C_CLR_TX_OVER is a TX_OVER interrupt clear register.




I2C_CLR_RD_REQ

I2C CLR RD REQ is an RD REQ interrupt clear register.




I2C_CLR_TX_ABRT

I2C CLR TX ABRT is an ABRT interrupt clear register.




I2C_CLR_RX_DONE

I2C_CLR_RX_DONE is an RX_DONE interrupt clear register.




I2C_CLR_ACTIVITY

I2C_CLR_ACTIVITY is an ACTIVITY status register.




I2C_CLR_STOP_DET

I2C_CLR_STOP_DET is a STOP_DET interrupt clear register.




I2C_CLR_START_DET

I2C CLR START DET is a START DET interrupt clear register.



I2C_CLR_GEN_CALL

I2C_CLR_GEN_CALL is a GEN_CALL interrupt clear register.





I2C ENABLE

I2C ENABLE is an I²C enable register for enabling or disabling the I²C.

When the I²C is transferring data (I2C_STATUS[activity] is 1), the I²C can be disabled. Note the following:

- If the I²C is disabled when it is transmitting data, data transmission is stopped after the current byte is transmitted and data in the TX FIFO is cleared.
- If the I²C is disabled when it is receiving data, it does not respond to the current transfer and sends NACK after the current byte is received.





I2C_STATUS

I2C_STATUS is an I²C status register.

		Off	fset Ac					_	r Name				Fotal F	Reset V	alue alue	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				r	eserve	i				slv_activity	mst_activity	rff	rfne	tfe	tfnf	activity
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:7]	-		reserv	/ed		Resei	rved								
	Bits Access Name Description [15:7] - reserved Reserved Activity of the slave state machine 0: The slave state machine is idle, and the slave part of DW_apb_i2c is inactive. 1: The slave state machine is not idle, and the slave part of DW_apb_i2c is active. Activity of the master state machine 0: The master state machine is idle, and the master part of DW_apb_i2c is active.															
	Activity of the slave state machine 0: The slave state machine is idle, and the slave part of DW_apb_i2c is inactive. 1: The slave state machine is not idle, and the slave part of DW_apb_i2c is active. Activity of the master state machine															
	[4]	RO)	rff			RX F 0: not 1: ful	t full	ùll ind	dicato	or					
	[3]	RO)	rfne			0: em		empty	indic	ator					
	[2]	RC)	tfe				t emp	empty	indica	ator					
	[1]	RC)	tfnf			TX F 0: ful 1: no	1	ull inc	licato	r					
	[0]	RO)	activi	ty		I ² C b 0: idl 1: bu		tus							



I2C_TXFLR

I2C_TXFLR is a TX FIFO data count indicator register.

		Off	set Ac	ldress			R	egiste	r Name	e		-	Γotal R	Reset V	'alue	
			0x007	74				I2C_T	XFLR				02	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				r	eserve	d							txflr			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:7]	-		reserv	ved		Reser	ved								
	[6:0]	RC)	txflr		·	Numl	oer of	data	segme	ents ir	the T	ΓX FI	FO		

I2C_RXFLR

I2C_RXFLR is an RX FIFO data count indicator register.

		Off	set Ad	ldress			R	egiste	r Name	e		-	Гotal R	eset V	'alue	
			0x007	78]	2C_R	XFLR				02	0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				r	eserve	d							rxflr			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:7]	-		reserv	/ed		Reser	ved								
	[6:0]	RC)	rxflr			Numl	er of	data	segme	ents ir	the I	RX FI	FO		

I2C_SDA_HOLD

I2C_SDA_HOLD is an SDA hold time register.



				Of	ffset	Ad	dres	S							Reg	isteı	. Na	me							То	tal F	Rese	t Va	lue			
					0x	007	С							12	2C_S	SDA	_H	OLI)						()x00	000_	000	1			
Bit	31	1 30 29 28 27 26 25 24 23 22 reserved										20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																							i2c	_sd	a_h	old						
Reset	0	reserved 0 0 0 0 0 0 0 0 0 0 0										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Bit	s		Ac	ces	s	Na	me					De	scr	ipti	on																
	[31	[31:16] - reserved										Res	serv	ed																		
	[15	:0]		RW	V		i2c	_sd	a_h	old			SD	A h	old	tin	ne (in i	c_c	lk c	ycl	e)										

I2C_TX_ABRT_SOURCE

I2C_TX_ABRT_SOURCE is a TX_ABRT source interrupt register.

				O	ffset	Ad	dres	S							Reg	iste	r Na	me							То	tal F	Rese	t Va	alue			
					0x	008	0						12	C_T	X_/	ABF	RT_S	SOU	RC	Е					(0x00	000_	000	0			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								resei	ved	l							abrt_slvrd_intx	abrt_slv_arblost	abrt_slvflush_txfifo	abrt_lost	abrt_master_dis	abrt_10b_rd_norstrt	abrt_sbyte_norstrt	abrt_hs_norstrt	abrt_sbyte_ackdet	abrt_hs_ackdet	abrt_gcall_read	abrt_gcall_noack	abrt_txdata_noack	abrt_10addr2_noack	abrt_10addr1_noack	abrt_7b_addr_noack
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	S		Ac	ces	S	Na	me					De	scr	ipti	on																
	[31	16]	-			res	erve	d				Res	serv	ed																	
	[15]]		RO)		abr	t_sl	vrd	_in	tx		1: <i>I</i> fro	An i m tl	t va inte ne s 1 to	rrup lav	ot is	tra	nsf	er d	ata	to t										t
	[14] RO						abr	t_sl	v_a	ırbl	ost		1: I	3us	t va arb ma	itra	tior															e
	[13]]		RO)		abr	t_sl	vflı	ush_	_txt	fifo	1: V exi	Who	t va en tl in tl he c	he s ne T	slav [X]	FIF	O, 1	the	slav	e s	end	s a								

				Of	ffset A							120	C_7		egiste			JRC	Е						tal F 0x00						
Bit	31	30	29	28	27 2	6 2	25	24 2	23 2	2 21	20	19	18	1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							r	eserv	ved							abrt_slvrd_intx	abrt_slv_arblost	abrt_slvflush_txfifo	abrt_lost	abrt_master_dis	abrt_10b_rd_norstrt	abrt_sbyte_norstrt	abrt_hs_norstrt	abrt_sbyte_ackdet	abrt_hs_ackdet	abrt_gcall_read	abrt_gcall_noack	abrt_txdata_noack	abrt_10addr2_noack	abrt_10addr1_noack	abrt_7b_addr_noack
Reset	0	0	0	0	0 ()	0	0	0 (0	0	0	0	(0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name Description Bus arbitration loss interrupt 0: reset value 1: Arbitration for the master is lost, or arbitration for the slave transfer is lost when I2C_TX_ABRT_SOURCE bit[14] is set.																														
	Bits Access Name Bus arbitration loss interrupt 0: reset value 1: Arbitration for the master is lost, or arbitration for the slave transfer is lost when I2C_TX_ABRT_SOURCE bit[14] is set. Error interrupt cause 0: reset value 1: When the master functionality is disabled, a master operation is initiated.																														
	Bits Access Name Bus arbitration loss interrupt 0: reset value 1: Arbitration for the master is lost, or arbitration for the slave transfer is lost when I2C_TX_ABRT_SOURCE bit[14] is set. Error interrupt cause 0: reset value 1: When the master functionality is disabled, a master operation is initiated. Error interrupt cause 0: reset value 1: When the master functionality is disabled, a master operation is initiated. Error interrupt cause 0: reset value																														
	Bits Access Name Bus arbitration loss interrupt																														
	[9]			RO)	a	ıbrt	_sbː	yte_:	nors	trt	0: r	ese Vh	et v	terru value the ent.	e			es n	ot s	upp	ort	the	res	tart	fur	ncti	on,	a st	art	
	[8]			RO)	a	ıbrt	_hs	_nor	strt		0: r 1: V	ese Vh	et v	terru value the perat	e mas	ter	doe				ort	the	res	tart	fur	ncti	on,	hig	h-	
	[7]			RO)	a	ıbrt	_sb	yte_	acko		0: r	ese	et v	terru valu tart l	9			itte	d fr	om	the	e ma	aste	r is	ack	ano	wle	dge	d.	
	[6]			RO)	a	ıbrt	_hs	_ack	det		0: r 1: V	ese Vh	et v	terru value the ost co	e mas	ter	is tı					ta a	t a l	higl	n sp	eed	l, th	e h	igh.	_

				Of		: Ad	dres	S					12.			giste ABI			IRC	E						tal F 0x00						
Bit	31	30	29	28				24	23	22	21	2	20 19								11	10	9	8	7		5	4	3	2	1	0
Name			<u> </u>		<u> </u>			rese				_					abrt_slvrd_intx	abrt_slv_arblost	abrt_slvflush_txfifo	abrt_lost	abrt_master_dis	abrt_10b_rd_norstrt	abrt_sbyte_norstrt	abrt_hs_norstrt	abrt_sbyte_ackdet	abrt_hs_ackdet	abrt_gcall_read	abrt_gcall_noack	abrt_txdata_noack	abrt_10addr2_noack	abrt_10addr1_noack	abrt_7b_addr_noack
Reset	0	0	0	0	0	0	0	0	0	0	0	(0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	S	Na	me	!				De	scr	ipt	ion	L															
	Bits Access Name Description Error interrupt cause 0: reset value 1: After the master initiates a general call, the CPU sends a read command to the I ² C. Error interrupt cause 0: reset value 0: reset value																															
	[5] RO abrt_gcall_read 0: reset value 1: After the master initiates a general call, the CPU sends a read command to the I ² C. Error interrupt cause																															
	[3]			RO)		abr	t_tx	kda	ta_r	1020	ck	0: r	ese The	t va	alue dres	s tr	ans	mit										ledg	ged	by '	the
	[2]			RO)		abr k	t_1	0ac	ldr2	_nc	oa	Erro c 0: r 1: T mas	ese The	t va	alue conc	d by	⁄te i	n th			it a	ddr	ess	traı	ısm	itte	d fr	om	the	;	
	[1]			RO)		abr k	t_1	0ac	ldr1	_nc	oa	Erro c 0: r 1: T is n	ese The	t va fir	alue st b	yte	in t	he 1	10-1	oit a	ıddı	ess	tra	nsn	nitte	ed f	rom	the	e m	aste	er
	[0]			RO)		abr k	t_7	b_a	addı	no	oa	Erro c 0: r 1: 7 ack	ese The	t va 7-l	alue oit a	ıddı			nsn	nitte	d fi	rom	the	e ma	aste	r is	no	t			



I2C_DMA_CR

I2C_DMA_CR is an I²C DMA channel enable control register.

		Off	set Ad	ldress			R	egiste	r Name	e		-	Γotal F	Reset V	alue	
			0x008	88			12	C_DM	ИА_СЕ	₹			0:	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							resei	rved							tdmae	rdmae
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	ts Access Name Description														
	[15:2]	1														
							TX F	IFO I)MA	chann	el en	able				
	[1]	RV	V	tdmae	e		0: no									
							1: yes	3								
							RX F	IFO I	OMA	chanr	nel en	able				
	[0]	RV	V	rdma	e		0: no									
							1: yes	3								
				•			•									

I2C_DMA_TDLR

I2C_DMA_TDLR is a TX FIFO threshold configuration register for DMA operations.

		Off	set Ad	ldress			R	egiste	r Name	e		-	Γotal F	Reset V	'alue	
			0x008	SC			120	_DM	A_TDI	LR			0:	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					rese	rved							dm	atdl		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:6]	-		reserv	ved		Reser	ved								
	[5:0]	RV	V	dmate	dl		Thres	hold	for the	e DM	A ope	eration	n on t	he TX	FIFC)


I2C_DMA_RDLR

 $I2C_DMA_RDLR \ is \ an \ RX \ FIFO \ threshold \ configuration \ register \ for \ DMA \ operations.$

		Off	set Ad	ldress			R	Legiste	r Name	e		-	Γotal R	leset V	alue	
			0x009	00			120	C_DM	A_RDI	LR			02	0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					rese	rved							dma	ardl		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Nam	e		Desc	ripti	on							
	[15:6]	-		reserv	ved		Rese	ved								
	[5:0]	RV	V	dmar	dl		Thres The a									


I2C_SDA_SETUP

I2C_SDA_SETUP is an SDA setup time register.



I2C_ACK_GENERAL_CALL


I2C ACK GENERAL CALL is a general call response register.



I2C_ENABLE_STATUS

I2C ENABLE STATUS is an I²C enable status register.

				Of	ffset	Ado	dres	S							Reg	iste	r Na	me							To	otal	Res	et V	alue			
					0x	0090	C						Ľ	2C_	ENA	ABL	E_S	STA	TUS	S						0x0	000	_000	00			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														re	serv	ed														slv_rx_data_lost	slv_disabled_while_busy	i2c_en
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit	s		Ac	ces	s	Na	me					De	scr	ipt	ion	L															
	[31	:3]		-			rese	erve	ed				Res	serv	red																	
	[2]			RO)		slv_	_rx_	_da	ta_l	lost	į		_E	NA								-						sto _j /te l			n



5.3 SPI

5.3.1 Function Description

Features

The serial peripheral interface (SPI) implements serial-to-parallel conversion and parallel-to-serial conversion, and serves as a master or slave to communicate with peripherals in synchronous serial mode.


The Hi6220 integrates an SPI module as the master or slave.

The SPI has the following features:

- Supports the programmable interface clock frequency.
- Supports SPI frame formats.
- Supports the programmable serial data frame length ranging from 4 bits to 16 bits.
- Supports TX and RX FIFO interrupts, RX overrun interrupts, and RX timeout interrupts; separately masks each interrupt.
- Supports the internal loopback test mode.
- Supports the DMA operation.
- Acts as the master or slave.

Figure 5-2 shows the application block diagram when the SPI connects to a slave.

Figure 5-2 Application block diagram when the SPI connects to a slave



Operating Modes

The SPI operates in two modes:

- Data transfer in interrupt or query mode
- Data transfer in DMA mode

5.3.2 Register Description

The SPI core used in Hi6220 is build from ARM IP(PL022). Details about the block can be found in DDI0194G_ssp_pl022_r1p3_trm.pdf (Which can also be downloaded from http://infocenter.arm.com/help/topic/com.arm.doc.ddi0194g/DDI0194G_ssp_pl022_r1p3_trm.pdf)

The base address for SPI registers is 0xF710 6000.

5.4 UART

5.4.1 Function Description

The universal asynchronous receiver/transmitter (UART) performs serial-to-parallel conversion on the data from peripherals and parallel-to-serial conversion on the data transmitted to peripherals.

The UART has the following features:

- Supports the configurable data bit width and stop bit width.
 - The width of the data bit can be set to 5 bits, 6 bits, 7 bits, or 8 bits.
 - The width of the stop bit can be set to 1 bit or 2 bits.
- Supports parity check or no check.
- Supports the programmable transfer rate.
- Supports the modem status interrupt, RX FIFO interrupt, TX FIFO interrupt, RX timeout interrupt, and error interrupt.
- Supports flow control for UART1-UART4.

Table 5-4 describes the features of the five UART modules.

Table 5-4 UART features

UART No.	Working Clock	Flow Control	Interrupt	DMA
UART0	19.2 MHz	Supported	Supported	Supported
UART1	150 MHz/19.2 MHz	Supported	Supported	Supported
UART2	150 MHz/19.2 MHz	Supported	Supported	Supported
UART3	150 MHz/19.2 MHz	Supported	Supported	Supported
UART4	150 MHz/19.2 MHz	Supported	Supported	Supported

5.4.2 Register Description

- The base address for UART0 registers is 0xF801_5000.
- The base address for UART1 registers is 0xF711_1000.
- The base address for UART2 registers is 0xF711_2000.
- The base address for UART3 registers is 0xF711_3000.
- The base address for UART4 registers is 0xF711 4000.

Table 5-5 describes UART registers.

Table 5-5 Summary of UART registers

Offset Address	Register	Description
0x000	UART_DR	UART data register
0x004	UART_RSR	RX status register or error clear register
0x018	UART_FR	UART flag register
0x024	UART_IBRD	Integral baud rate register
0x028	UART_FBRD	Decimal baud rate register
0x02C	UART_LCR_H	Transfer mode control register
0x030	UART_CR	UART control register
0x034	UART_IFLS	Interrupt FIFO threshold selection register
0x038	UART_IMSC	Interrupt mask register
0x03C	UART_RIS	Raw interrupt status register
0x040	UART_MIS	Masked interrupt status register
0x044	UART_ICR	Interrupt clear register
0x048	UART_DMACR	DMA control register



UART_DR

UART_DR is a UART data register. It is used to store the data to be received and transmitted. The RX status can be queried by reading this register.

		Ot	ffset Ac					Register UART							alue				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name		rese	rved		oe	be	pe	fe				da	ata						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000 3 2 1 0 0 0 is full and a data a input signal retain word consists of a s					
	Bits	Ac	cess	Name	!		Descr	iption						0x0000 3 2 1 0 0 0 0 0 0 is full and a data ata input signal retains a word consists of a st					
	[15:12]	-		reserve	ed		Reserv	ed						ox0000 3 2 1 0 0 0 0 0 is full and a data a input signal retains word consists of a st					
							Overfl	ow erro	or					is full and a data a input signal retains word consists of a st					
	[11]	RO)	oe			0: No (overflo	w erro	r occui	S.								
	L J						1: An o					RX FI	FO is t	full and	a data				
							Break												
	[10]	RO)	be			0: No l					1 DX	1		1 .				
	[IV]	rto.					low lo		an a fu	ll word	l transf	er. A f		3 2 1 ta 0 0 0 O is full and a data data input signal retained lill word consists of a state.					
							Parity	error					Ox0000 3 2 1 ta 0 0 0 FO is full and a data data input signal retainall word consists of a signal retainally						
	[9]	RO)	pe			0: No 1	parity e	error oc	ccurs.									
							1: A pa	arity er	ror occ	eurs in	the rec	eived o	lata.						
							Frame	error											
	[8]	RO)	fe			0: No 1	frame e	error oc	ecurs.				is full and a data a input signal retains word consists of a sta					
							1: A fr	ame er	ror occ	urs in	the rec	eived d	data (ir	correct	t stop b	it).			
	[7:0]	RW	I	data			Data to	be tra	nsmitte	ed and	receiv	ed							

UART_RSR

UART_RSR is an RX status register or error clear register.

- It acts as the RX status register when being read.
- It acts as the error clear register when being written.

The RX status can also be obtained by reading UART_DR. The status information about the break, frame, and parity read from UART_DR takes priority over that read from UART_RSR. That is, the status information in UART_DR changes faster than that in UART_RSR.

Writing any value to UART_RSR resets it.



			Address 004		Registe UART			Total Reset Va	alue
Bit	7		6	5	4	3	2	1	0
Name			rese	rved		oe	be	pe	fe
Reset	0		0	0	0	0	0	0	0
	Bits	Access	Name)	Description	Ĺ			
	[7:4]	-	reserv	ed	Reserved				
	[3]	RW	oe be		1: An overflow When the FII data will be will be will be will for this case, the FIFO. Break error 0: No break ends of the Break error	ow error occur ow error occur FO is full, the vritten to the l the CPU must error occurs. ror occurs.	contents in the FIFO and the read data imm	nediately to s	overflows. pare the
	Break error 0: No break error occurs.								
	[0]	RW	fe		Frame error 0: No frame		op bit of the 1	received data.	The valid

UART_FR

UART_FR is a UART flag register.



		Of	fset Ad					Registe UAR							alue				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name				rese	rved				txfe	rxff	txff	rxfe	busy		reserved	cts			
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0			
	Bits	Acc	cess	Name			Desci	ription											
	[15:8]	-		reserve	ed		Reser	ved											
	[7]	RO		txfe			If UA registe	RT_LC er is em RT_LC	R_H[fo	en] is (), the b	it is se	t to 1 w	hen th	ne TX h				
	[6]	RO		rxff			If UA registe	RT_LC er is ful	R_H[fo	en] is (), the b	it is se	t to 1 w	hen th	ne RX h				
	[5]	RO		txff			If UA registe	RT_LC er is ful	R_H[fo	en] is (), the b	it is se	t to 1 w	hen th	ne TX h				
	[4]	RO		rxfe			If UA registe	RT_LC er is em RT_LC	R_H[fo	en] is (), the b	it is se	t to 1 w	hen th	ne RX h				
	[3]	RO		busy			0: The 1: The If this (inclu No ma	e UART bit is so	is idle is bus et to 1, stop be	e or dat y trans the sta its) is t he UA	smitting itus is r ransmi RT is e	g data. etained tted fro	d until tom the	the ent	tire byte egister.				
	[2:1]	-		reserve	ed		Reser	ved						panasa cts					
	[0]	-		cts				sion of 1 is 0, the			UART	x_CTS	S_N). I:	f the m	nodem	status			



UART_IBRD

UART_IBRD is an integral baud rate register.

		Of	ffset Ad	ldress				Registe	r Name				Total I	Reset Va	alue	
			0x02	4				UART	_IBRD				0	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								baude	divint							
Reset	0	0 0 0 0 0 0 ts Access Name					0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Name			Descr	iption	L							
	[15:0]	RW	I	bauddi	vint				corres	-	_	e integ	ral par	t of the	baud 1	rate.

UART FBRD

UART FBRD is a decimal baud rate register.



CAUTION

- The values of UART_IBRD and UART_FBRD can be updated until the current data is transmitted and received completely.
- The minimum clock divider is 1, and the maximum clock divider is 65,535 (2¹⁶ 1). That is, UART_IBRD cannot be 0 and UART_FBRD is ignored if UART_IBRD is 0. If UART_IBRD is equal to 65,535 (0xFFFF), UART_FBRD must be 0. If UART_FBRD is greater than 0, data transmission and data reception fail.
- Assume that UART_FBRD is set to 0x1E and UART_IBRD is set to 0x01. In this case, the integral part of the clock divider is 30, and the decimal part of the clock divider is 0.015625. Therefore, the clock divider is 30.015625.
- UART baud rate = Internal bus frequency/(16 x Clock divider) = Internal bus frequency/(16 x 30.015625)

		Of	fset Ac	ldress				Registe	r Name				Total l	Reset Va	alue	
			0x02	8				UART_	FBRD				0	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	banddivfrac banddivfrac															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Name	!		Descr	iption								
	[15:0]	RW	I	banddi	vfrac		Clock	divide	corres	pondir	ng to th	e decii	nal pai	t of the	e baud 1	rate



UART_LCR_H

UART_LCR_H is a transfer mode control register. UART_LCR_H, UART_IBRD, and UART_FBRD constitute a 30-bit register. If UART_IBRD and UART_FBRD are updated, UART_LCR_H must be updated at the same time.

		Ot	fset Ac					Registe	r Name LCR_H					Reset Va	alue	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rese	rved				sps	,	wlen	fen	stp2	eps	pen	brk
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ac	cess	Name			Descr	iption								
	[15:8]	-		reserve	ed		Reserv	ed								
	[7]	RW	I	sps			bit is 0 When is 1 du	bit 1, b during bit 1 and ring trands bit 1, b	oit 2, ang transn nd bit 7 nnsmiss nit 2, an	nissior are se sion an	n and detected	etection and bit ction.	n. 2 is set	to 0, t	he pari	
	[6:5]	RW	7	wlen			Count 00: 5 t 01: 6 t 10: 7 t 11: 8 t	oits oits	in a tra	insmitt	ted or r	eceive	d frame)		
	[4]	RW	I	fen			TX/RX 0: disa 1: enal	bled	enable	•						
	[3]	RW	7	stp2			0: The 1: The	re is no re is a 2 X logic	bit stop 2-bit sto 2-bit sto does n	stop bi op bit	t at the at the e	end of end of t	the tra	nsmitte	ed fram d frame	ne.
	[2]	RW	7	eps			0: The transm	odd pa dission even p dission	ect during the control of the contro	eption it is ge	nerated . enerated	or che	cked di	uring d	ata	

		Of	fset Ad					Registe UART_	r Name LCR_H					Reset Va	alue	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				resei	rved				sps		wien	fen	stp2	eps	pen	brk
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits	Ace	cess	Name			Descr	iption	1							
	[1]	RW	7	pen				parity	enable check i bit is g			ie TX e	end and	l check	ed at th	ne RX
	[0]	RW	7	brk			output Note: '	er the c s low le This bi e break	eurrent of evel cont t must it c comm et to 0.	ntinuo retain	usly. l for at	least t	wo full	frame	s to ens	sure

UART_CR

UART_CR is a UART control register.

To configure UART_CR, perform the following steps:

- **Step 1** Write 0 to UART_CR bit[0] to disable the UART.
- **Step 2** Wait until the current data transmission or reception is complete.
- Step 3 Clear UART_LCR_H[fen].
- **Step 4** Configure UART_CR.
- **Step 5** Write 1 to UART_CR bit[0] to enable the UART.

----End

		Of	fset Ad					Register UART						Reset Va	alue			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	ctsen	rtsen		reserved	rts	dtr	rxe	txe	lbe			rese	erved			uarten		
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0		
	Bits	Ac	cess	Name			Descr	iption										
	[15]	RW	I	ctsen			CTS hat the CTS has a constant of the CTS ha	bled bled. D	ata can				when	the nU.	ARTC'	ΓS		
	[14]	RW	I	rtsen			0: disa	bled bled. T	he data	RX re	ol enable equest can be sent only when the RX							
	[13:12]	-		reserve	ed		Reserv	ed										
	[11]	RW	I	rts			Request This bit the UA 0: The 1: The	it is the ART mo	odem. signal	is reta		he status output signal nUARTRTS o						
	[10]	RW	7	dtr			Data T This bithe UA 0: The 1: The	it is the ART mo	invers odem. signal	is reta		tus out	put sig	nal nU.	ARTD'	ΓR of		
	[9]	RW	7	rxe				bled bled JART	is disal				eption,		rent da	ta		
	[8]	RW	_ _	txe				bled bled JART	is disal				ısmissio			t data		

	Offset Address 0x030 15							Register UAR						Reset Va	alue	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ctsen	rtsen		reserved	rts	dtr	rxe	txe	lbe			rese	rved			uarten
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
	Bits	Ace	cess	Name			Descr	iption	l							
	[7]	RW	7	lbe			Loopb 0: disa 1: UAl	bled		ıt is lo	0 0 0 0 0 ped back to UARTRXD.					
	[6:1]	-		reserve	ed		Reserv	ed ed								
	[0]	RW	7	uarten			UART 0: disa 1: enat If the U the cur	bled bled JART rent da	is disal ıta tran	sfer en						on,

UART_IFLS

UART_IFLS is an interrupt FIFO threshold selection register. It is used to set the threshold for triggering the FIFO interrupt (UART_TXINTR or UART_RXINTR).

		Of	ffset Ac	ldress				Register	r Name				Total I	Reset Va	lue	
			0x03	4				UART	_IFLS				0	x0012		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				reserved	l				rtsfisel			rxiflsel			txifisel	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
	Bits Access Name					Descr	iption									
	[15:9]	-		reserve	ed		Reserv	ed								

		0	ffset Ac					Registe UART						Reset Va 0x0012	alue	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				reserved	1				rtsflsel			rxiflsel			txiflsel	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
	Bits	Ac	cess	Name			Descr	ription	l							
	[8:6]	RW	V	rtsflsel	l		trigger 000: R 001: R 010: R 011: R 100: R 101: R 110-1 Note: 'equal t	ed who EX FIFO EX FIFO EX FIFO EX FIFO EX FIFO EX FIFO The RT to the F	en any of $O \ge 1/8$ $O \ge 1/4$ $O \ge 1/2$ $O \ge 3/4$ $O \ge 7/8$ $O \ge 6$ full erved $O \ge 1/2$ flow RX interest.	of the softle full full full full full full full fu	ol thres hreshol lies on	shold n	nust be e value ne UAF	greater 101 is RT1/2 i	r than o	r t.
	[5:3]	RV	V	rxiflse	1		any of 000: R 001: R 010: R 011: re 100: R	the folk X FIFOX FIFOX FIFOX FIFO	Howing $O \ge 1/8$ $O \ge 1/4$ $O \ge 1/2$ FIFO \ge $O \ge 7/8$	condi full full full 2 full 2 3/4 fu	tions is		lerrupt	is trigg	gered wl	nen
	[2:0]	RV	V	txiflsel	l		of the 000: T 001: T 011: T 010: T 100: T	follow: TX FIFO TX FIFO TX FIFO TX FIFO	ing conormal $O \le 1/8$ $O \le 1/4$ $O \le 3/4$ $O \le 1/2$ $O \le 7/8$	full full full full full			rrupt is	; trigge	ered whe	n any



UART_IMSC

UART_IMSC is an interrupt mask register. The value 0 indicates that the interrupt is masked, and the value 1 indicates that the interrupt is not masked.

		Of	fset Ac	ldress				Register	r Name				Total 1	Reset V	alue	
			0x03	8				UART_	IMSC				0	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		1	reserve	d		oeim	beim	peim	feim	rtim	txim	rxim		rese	erved	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits					Descr	iption									
	[15:11]	15:11] - reserved		ed		Reserv	ed									
	[10]	10] RW		oeim			Overfl	ow erro	or inter	rupt m	ask					
	[9]	RW	I	beim			Break	error ir	nterrup	t mask						
	[8]	RW	I	peim			Parity	check i	interrup	ot masl	ζ.					
	[7]	RW	I	feim			Frame	error i	nterrup	t mask	-					
	[6]	RW	I	rtim			RX tin	neout ii	nterrup	t mask						
	[5]	RW	I	txim			TX int	errupt	mask							
	[4] RW rxim				RX int	errupt	mask									
	[3:0]	-		reserve	ed		Reserv	red								

UART_RIS

UART_RIS is a raw interrupt status register. The contents of this register are not affected by the UART_IMSC register. The value 0 indicates that no interrupt is generated, and the value 1 indicates that an interrupt is generated.

		Of	ffset Ad	ldress				Register	r Name				Total I	Reset Va	alue	
			0x030	C				UART	_RIS				0	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		reserved			oeris	beris	peris	feris	rtris	txris	rxris		rese	rved		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access Name					Descr	iption									
	[15:11]	-	•	reserve	d	•	Reserv	ed	•			•	•			

		Of	fset Ac					Register						Reset Va	alue	
			0x03					UART	_KIS					x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		1	eserve	d		oeris	beris	peris	feris	rtris	txris	rxris		rese	rved	
Reset	0			0	0	0	0	0	0	0	0	0	0	0	0	
	Bits	ts Access Name					Descr	iption								
	[10])] RO oeris				Raw o	verflov	v error	interru	pt statı	ıs					
	[9]	P) RO oeris				Raw b	reak er	ror inte	rrupt s	tatus						
	[8]	RO		peris			Raw p	arity cl	neck int	errupt	status					
	[7]	RO		feris			Raw e	rror int	errupt s	status						
	[6]	RO		rtris			Raw R	X time	out int	errupt	status					
	[5]	RO		txris			Raw T	X inter	rupt sta	atus						
	[4]	RO		rxris			Raw R	X inte	rrupt st	atus						
	[3:0]	-		reserve	ed		Reserv	ed								

UART_MIS

UART_MIS is a masked interrupt status register. The values of this register are the results obtained after UART_RIS is ANDed with UART_IMSC. The value 0 indicates that no interrupt is generated, and the value 1 indicates that an interrupt is generated.

		Of	ffset Ad	ldress				Register	r Name				Total I	Reset Va	alue	
			0x04	0				UART	_MIS				0	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		1	reserve	d		oemis	bemis	pemis	femis	rtmis	txmis	rxmis		rese	rved	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0 0 0 0 0 Bits Access Name					Descr	iption									
	[15:11]	-		reserve	ed		Reserv	ed								
	[10]	RO)	oemis			Maske	d overf	flow er	ror inte	errupt s	status				
	[10] RO oemis [9] RO bemis				Maske	d break	error	interru	pt statu	ıs						
	[8] RO pemis				Maske	d parity	y check	interr	upt sta	tus		_				
	[7]	RO)	femis			Maske	d error	interru	ıpt stat	us					

		Of	fset Ad	dress				Register	Name				Total F	Reset Va	alue	
			0x040	0				UART	_MIS				0:	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						oemis	bemis	pemis	femis	rtmis	txmis	rxmis		rese	rved	
Reset			0	0	0	0	0	0	0	0	0	0	0			
	Bits Access Name				Descr	iption										
	[6]	RO		rtmis			Maske	d RX ti	imeout	interru	ıpt stat	us				
	[5] RO txmis			Maske	d TX iı	nterrup	t status	S								
	[4] RO rxmis				Maske	d RX i	nterrup	t statu:	S							
	[3:0]	-		reserve	ed		Reserv	ed								

UART_ICR

UART_ICR is an interrupt clear register. Writing 1 clears the corresponding interrupt, and writing 0 has no effect.

		Of	ffset Ac	ldress				Register	r Name				Total I	Reset Va	alue	
			0x04	4				UART	_ICR				0	x0000		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		1	reserve	d		oeic	beic	peic	feic	rtic	txic	rxic		rese	rved	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits Access [15:11] -		Name			Descr	iption									
	[15:11]	-		reserve	ed		Reserv	ed								
	[10]	WC)	oeic			Overfl	ow erro	or inter	rupt cl	ear					
	[9]	WC)	beic			Break	error ir	nterrupt	t clear						
	[8]	WC)	peic			Parity	check i	interrup	ot clear	[
	[7]	WC)	feic			Error i	nterrup	t clear							
	[6]	WC)	rtic			RX tin	neout ii	nterrup	t clear						
	[5]	WC)	txic			TX int	errupt	clear							
	[4]	WC)	rxic			RX int	errupt	clear							
	[3:0]	-		reserve	ed		Reserv	red								



UART_DMACR

UART_DMACR is a DMA control register. It is used to enable or disable the DMAs of the TX and RX FIFOs.

		Of	fset Ac 0x04					Registe JART_I	r Name DMACF	t.				Reset Va x0000	alue	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							reserved	l						dmaonerr	txdmae	rxdmae
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bits						Descri	iption	ļ							
	[15:3]	reserved			ed		Reserv	ed								
	[2]				err		DMA of interruption of the control o	pt (UA) FRXD I is va En UA FRXD	RTEIN MASR lid. RTEIN MASR	NTR) o TR is y EQ or TR is y	ccurs. valid, t UARR valid, t	he DM TXDM he DM	A outp IABRE A outp	ut requ EQ) of ut requ	est the RX	-
	[1]	I] RW txdmae				TX FII 0: disal 1: enab	bled	IA ena	ble							
	[1] RW txdmae [0] RW rxdmae				RX FII 0: disal 1: enab	bled	IA ena	ble								

5.5 USB 2.0

5.5.1 OTG Subsystem

5.5.1.1 Function Description

The Hi6220 USB on-the-go (OTG) consists of the USB 2.0 controller and USB PHY. It can act as a host, device, or OTG 2.0. As a device or OTG-B, the USB OTG connects to the PC or other USB host. As a host or OTG-A, the USB OTG connects to the USB flash drive or other USB device.

The USB OTG has the following features:

- Complies with the USB 2.0 and OTG 2.0 protocols.
- Supports the HS, FS, and LS in host/OTG-A mode.
- Supports the HS and FS in device/OTG-B mode.
- Supports the Session Request Protocol (SRP), Host Negotiation Protocol (HNP), and Attach Detection Protocol (ADP) of OTGA 2.0, which is downward compatible with OTG 1.3.
- Supports the Link Power Management (LPM) protocol.
- Supports the Battery Charging 1.1/1.2 protocol.
- Supports a maximum of 16 IN endpoints and 16 OUT endpoints when acting as a device or OTG-B.
- Uses endpoint 0 as the control endpoint when acting as a device or OTG-B. The type of endpoint 1 to endpoint 15 can be set to control, bulk, isochronous, or interrupt.
- Provides a separate TX FIFO for each endpoint when acting as a device or OTG-B. The FIFO size can be dynamically configured, and all endpoints share an RX FIFO.
- Supports a maximum of 16 channels when acting as a host or OTG-A.
- Configures the sizes of the periodic TX FIFO, non-periodic TX FIFO, and RX FIFO when acting as a host or OTG-A.
- Provides a built-in DMAC that can be operated in scatter/gather or buffer DMA mode.
- The controller supports the application of point to point and doesn't support split and hub transfer when acting as a host or OTG-A.

DMA Features

The USB 2.0 OTG supports the built-in DMA in buffer or linked list (scatter or gather) DMA mode.

As a host or OTG-A, the USB 2.0 OTG supports a maximum of 16 DMA channels. Each transfer channel corresponds to a DMA channel.

When the USB 2.0 OTG acts as a device or OTG-B, each IN endpoint or OUT endpoint has an independent DMA channel.

5.5.2 Register Description

The USB core used in Hi6220 is build from Synopsys IP(3.00a). Details about the block can be found in DWC_otg_databook.pdf and DWC_otg_programming .pdf(Which can also be downloaded from https://www.synopsys.com/dw/ipdir.php?ds=dwc_usb_2_0_hs_otg)

The base address for USB registers is 0xF72C_0000.

A ACPU Interrupts

Table A-1 describes the ACPU interrupts of the Hi6220.

- 0–15: software generated interrupts (SGIs)
- 16–31: private peripheral interrupts (PPIs)
- 32–159: shared peripheral interrupts

Table A-1 ACPU interrupt vectors

ID	Interrupt Source	Interrupt Description
0-7	SGI_NS_intr	Software configuration interrupts of the ARM core
8-15	SGI_S_intr	In the system supporting the security extension, it is strongly recommended that ID0–ID7 be used for non-secure interrupts and ID8–ID15 be used for secure interrupts for all processors.
16-26	Reserved	Reserved interrupt of the ARM core
27-31	CoreInter_intrs	Internal timer/watchdog interrupts of the ARM core
32-38	Reserved	Reserved
39	Tsensor_intr	Temperature sensor interrupt
40	RTC1_intr	RTC1 interrupt
41-43	Reserved	Reserved
44	RTC0_intr	RTC0 interrupt
45	WDog0_intr	ACPU watchdog interrupt
46	Timer0_intr	AP Dual_Timer0_0 interrupt
47	Timer1_intr	AP Dual_Timer0_1 interrupt
48	Timer2_intr	AP Dual_Timer1_0 interrupt
49	Timer3_intr	AP Dual_Timer1_1 interrupt

ID	Interrupt Source	Interrupt Description
50	Timer4_intr	AP Dual_Timer2_0 interrupt
51	Timer5_intr	AP Dual_Timer2_1 interrupt
52	Timer6_intr	AP Dual_Timer3_0 interrupt
53	Timer7_intr	AP Dual_Timer3_1 interrupt
54	Timer8_intr	AP Dual_Timer4_0 interrupt
55	Timer9_intr	AP Dual_Timer4_1 interrupt
56	Timer10_intr	AP Dual_Timer5_0 interrupt
57	Timer11_intr	AP Dual_Timer5_1 interrupt
58	Timer12_intr	AP Dual_Timer6_0 interrupt
59	Timer13_intr	AP Dual_Timer6_1 interrupt
60	Timer14_intr	AP Dual_Timer7_0 interrupt
61	Timer15_intr	AP Dual_Timer7_1 interrupt
62	Timer16_intr	AP Dual_Timer8_0 interrupt
63	Timer17_intr	AP Dual_Timer8_1 interrupt
64-67	Reserved	Reserved
68	UART0_intr	UART0 interrupt, for product line calibration and software debugging
69	UART1_intr	UART1 interrupt, for the BT (shared with the Hi1101 BT and GPS)
70	UART2_intr	UART2 interrupt, for the separate GPS and debugging
71	UART3_intr	UART3 interrupt, for the third-party modem and CL interoperation
72	UART4_intr	UART4 interrupt, for the third-party modem loading
73-75	Reserved	Reserved
76	I2C0_intr	I ² C0 interrupt, for the camera flash, NFC, and charger
77	I2C1_intr	I ² C1 interrupt, for the touch key, keypad (KP), and touch panel (TP)
78	I2C2_intr	I ² C2 interrupt, for sensors (magnetic sensor/acceleration sensor/gyroscope/ambient light sensor+proximity sensor/barometer)
79	I2C3_intr	Backup

ID	Interrupt Source	Interrupt Description
80-81	Reserved	Reserved
82	SSP_intr	SPI interrupt
83	Reserved	Reserved
84	GPIO0_intr0	GPIO0-to-APCU combined interrupt (8 bits)
85	GPIO1_intr0	GPIO1-to-APCU combined interrupt (8 bits)
86	GPIO2_intr0	GPIO2-to-APCU combined interrupt (8 bits)
87	GPIO3_intr0	GPIO3-to-APCU combined interrupt (8 bits)
88	GPIO4_intr0	GPIO4-to-APCU combined interrupt (8 bits)
89	GPIO5_intr0	GPIO5-to-APCU combined interrupt (8 bits)
90	GPIO6_intr0	GPIO6-to-APCU combined interrupt (8 bits)
91	GPIO7_intr0	GPIO7-to-APCU combined interrupt (8 bits)
92	GPIO8_intr0	GPIO8-to-APCU combined interrupt (8 bits)
93	GPIO9_intr0	GPIO9-to-APCU combined interrupt (8 bits)
94	GPIO10_intr0	GPIO10-to-APCU combined interrupt (8 bits)
95	GPIO11_intr0	GPIO11-to-APCU combined interrupt (8 bits)
96	GPIO12_intr0	GPIO12-to-APCU combined interrupt (8 bits)
97	GPIO13_intr0	GPIO13-to-APCU combined interrupt (8 bits)
98	GPIO14_intr0	GPIO14-to-APCU combined interrupt (8 bits)
99	GPIO15_intr0	GPIO15-to-APCU combined interrupt (8 bits)
100	GPIO16_intr0	GPIO16-to-APCU combined interrupt (8 bits)
101	GPIO17_intr0	GPIO17-to-APCU combined interrupt (8 bits)
102	GPIO18_intr0	GPIO18-to-APCU combined interrupt (8 bits)
103	GPIO19_intr0	GPIO19-to-APCU combined interrupt (8 bits)
104	eMMC_intr	eMMC card controller interrupt (SDMMC0)
105	SDMMC_intr	SD card controller interrupt (SDMMC1)
106	SDIOMMC_intr	SDIO card controller interrupt (SDMMC2)
107- 108	Reserved	Reserved
109	USB2OTG_intr	USB 2.0 OTG interrupt
110	USB2OTG_BC_intr	Battery charge interrupt (from the SC)

ID	Interrupt Source	Interrupt Description
111	ADE_SEC_intr	ADE secure interrupt
112	DDRC_intr	Combined interrupt of the MDDRC qos_buf interrupt, traffic statistics period reach interrupt, and debug interrupt
113	AEDMAC0_NS_intr	AP EDMAC non-secure interrupt 0
114- 115	Reserved	Reserved
116	AEDMAC0_S_intr	AP EDMAC non-secure interrupt 0
117- 130	Reserved	Reserved
131	ACPU_PMUIRQ_intr	Combined interrupt of the eight core performance monitoring unit interrupts of the two clusters of the ACPU
132	ACPU_Cluster0_AXI_Error_i ntr	ACPU cluster 0 AXI bus error interrupt
133	ACPU_Cluster1_AXI_Error_i ntr	ACPU cluster 1 AXI bus error interrupt
134	Reserved	Reserved
135	ACPU_CTIIRQ_intr	Combined interrupt of the eight core CoreSight interrupts of the two clusters of the ACPU
136	Reserved	Reserved
137	Reserved	Reserved
138	Reserved	Reserved
139	Reserved	Reserved
140	ACPU_COMM_RXTX_COM B_intr	Combined interrupt of the eight core COMMRX and COMMTX interrupts of the two clusters of the ACPU
141	ACPU_SOFT_FIQ_intr	Soft FIQ interrupt from the secure the AO_SC to the ACPU
142	G3D_intr	G3D interrupt
143- 145	Reserved	Reserved
146	ADE_intr	ADE interrupt
147	ADE_LDI_intr	ADE_LDI interrupt
148	MIPI_DSI_intr	MIPI_DSI interrupt

ID	Interrupt Source	Interrupt Description
149- 151	Reserved	Reserved
152	ISP_intr	ISP interrupt
153	MIPI_CSI0_intr	MIPI_CSI0 interrupt
154	MIPI_CSI1_intr	MIPI_CSI1 interrupt
155	DigACodec_intr	Audio CODEC digital part interrupt
156	ACPU_Cluster0_IRQFIQOU T_CORE0_intr	Combined interrupt of the wakeup interrupts of the four cores of cluster 0 (for ACPU cluster 0 core 0)
157	ACPU_Cluster1_IRQFIQOU T_CORE0_intr	Combined interrupt of the wakeup interrupts of the four cores of cluster 1 (for ACPU cluster 1 core 0)
158- 159	Reserved	Reserved



B Address Allocation for Registers and Memories

Table B-1 describes the base addresses for the DBB registers of the SoC.

Table B-1 Address ranges of register groups and memories

Functional Module	Width	Start Address	Bit Width
BOOTROM	32K	0xFFFF0000	32
SRAM_OFF	72K	0xFFF80000	32
UART0	4KB	0xF8015000	32
GPIO3	4KB	0xF8014000	32
GPIO2	4KB	0xF8013000	32
GPIO1	4KB	0xF8012000	32
GPIO0	4KB	0xF8011000	32
Timer8	4KB	0xF8010000	32
Timer7	4KB	0xF800F000	32
Timer6	4KB	0xF800E000	32
Timer5	4KB	0xF800D000	32
Timer4	4KB	0xF800C000	32
Timer3	4KB	0xF800B000	32
Timer2	4KB	0xF800A000	32
Timer1	4KB	0xF8009000	32
Timer0	4KB	0xF8008000	32
Watchdog0	4KB	0xF8005000	32
RTC1	4KB	0xF8004000	32

Functional Module	Width	Start Address	Bit Width
RTC0	4KB	0xF8003000	32
AP_DMAC	4KB	0xF7370000	32
USB	256KB	0xF72C0000	32
SDIOMMC	4KB	0xF723F000	32
SDMMC	4KB	0xF723E000	32
eMMC	4KB	0xF723D000	32
UART4	4KB	0xF7114000	32
UART3	4KB	0xF7113000	32
UART2	4KB	0xF7112000	32
UART1	4KB	0xF7111000	32
SSP	4KB	0xF7106000	32
I2C3	4KB	0xF7103000	32
I2C2	4KB	0xF7102000	32
I2C1	4KB	0xF7101000	32
I2C0	4KB	0xF7100000	32
PERI_SCTRL	8KB	0xF7030000	32
GPIO19	4KB	0xF702F000	32
GPIO18	4KB	0xF702E000	32
GPIO17	4KB	0xF702D000	32
GPIO16	4KB	0xF702C000	32
GPIO15	4KB	0xF702B000	32
GPIO14	4KB	0xF702A000	32
GPIO13	4KB	0xF7029000	32
GPIO12	4KB	0xF7028000	32
GPIO11	4KB	0xF7027000	32
GPIO10	4KB	0xF7026000	32
GPIO9	4KB	0xF7025000	32
GPIO8	4KB	0xF7024000	32
GPIO7	4KB	0xF7023000	32
GPIO6	4KB	0xF7022000	32
GPIO5	4KB	0xF7021000	32



Functional Module	Width	Start Address	Bit Width
GPIO4	4KB	0xF7020000	32
ACPU_CCI	64KB	0xF6E00000	32
ACPU_GIC	32KB	0xF6800000	32
ACPU_CLUSTER0	128KB	0xF6580000	32
ACPU_CLUSTER1	128KB	0xF65c0000	32
MEDIA_XG2RAM_ADE	256K	0xF5000000	32
MEDIA_XG2RAM_HARQ	1M	0xF5000000	32
CSI	4KB	0xF4510000	32
MEDIA_SCTRL	4KB	0xF4410000	32
VPU_S	4KB	0xF4311000	32
JPU_S	4KB	0xF4310000	32
SMMU_S	64KB	0xF4210000	32
ADE_S	64KB	0xF4100000	32
G3D_S	192KB	0xF4080000	32
ISP_S	512KB	0xF4000000	32