Sylhet Engineering College, Sylhet **Department of Computer Science and Engineering**

3rd year 1st Semester

Term Test-01

Course No: CSE-503

Course Title:Computer Architecture

Time:20 min

Total marks: 10

Q1. What is Instruction Format? Let $x = \frac{A+B*C}{(D-E*t+G*H)}$ Show the equation in three address 7 and zero address format.

Q2. What is Addressing modes? Write the names of Addressing modes

Computer Architecture

Term Test 1

Time: 30 min Total M	
1. What are the different classes of computers?	2
2. If computer A runs a program in 10 seconds and computer B runs the same program in 30 seconds, how much faster is A than B?	3
3. Rewrite the code written in C given below using MIPS instructions.	
for($i=1$; $i<10$;) i=i+1:	

Sylhet Engineering College, Sylhet (Shahjalal University of Science & Technology) Department of Computer Science & Engineering

Final Examination, 2019 Course No: CSE 503

3rd year 1st Semester

Course Title: Computer Architecture Time: 63 (Three) hours N.B.: (i) Answer any two question from each PART Full Marks: 70 (ii) Use separate answer scripts for each PART PART-A (Answer any twoquestions) What are the basic functional units of a computer? Explain in detail the various addressing modes of Central Processing Unit. 3.5 05 Define Instruction format. Classify Instruction format with example. List and explain the steps involved in the execution of a complete instruction? 04 (d) 05 What is Control Unit? (a) 01 Describe micre programmed control and hardware control circuit design. 10 What is the final content of Register R at the end of the following Assembly Language 03 MOVE R.E7H CSR ASR CSL R AND R.FOH HIT Define with example: (i) Throughput (ii) CPU execution time (iii) CPI (-6)*(4)=(-24) for this equation show the tracing table and draw the flowchart of signed -10 raultiplication using Bostb's Algorithm What is data dependency? Consider the following Assembly Language 4.5 LOAD RI,A ADD R2,R1 1001 MOVE RIRE Show the dependency graph for this Assembly Language How unsigned and signed number represent in memory? 03 4. (a) What is an instruction Cycle? (5) Explain the basic organization of a microprogrammed control unit and the generation of '05 control signals using microprogram M had is the difficiency between script and parallel processing? What is the difference between divine and indice tariford sing? How many memory in rations can the two free in best the dissec-We case about this section execution in non-pipeline and physline architecture. 05 (b) Describe and that the equation of speed up ratio(), (2) brequency (f), (2) Efficiency (Con W) Throughout (O) and a pignific and nonpipolite metalloquing (c) How does Crt. Cothe and and adapt 1 1. 1. 1. 2 and 130 Where MISE was the state series in D. In officience between RISC and Crisc architecture Whit are man all a long throw there is a distribust their integration in the forecast, we should

(2) Tyling is various resolven to Withe the rope of we so visual memory

03

Sylhet Engineering College, Sylhet

(Shahjalal University of Science & Technology)

Final Examination, 2018 Course No: CSE503

(Shahjalal University of Science of Lecturology)

Department of Computer Science & Engineering

3rd year1st Semester

Architecture Time: 03 (Three) hours Course Title: Computer Architecture N.B.: (i) Answer any two question from each PART Full Marks: 70 (iii) Marks allotted are indicated in the margin (ii) Use separate answer scripts for each PART (iv) Special Instruction (if any)-----N/A-----

PART-A (Answer any two questions)

(Answer any two questions)	
V. (a) What are the different 1	
(a) What are the different classes of computers? (b) Define embedded asset of computers?	
Confidence of the computer of the confidence of	02
software." I have a computer while running an application to	1.5
 (c) "Performance of a computer while running an application depends on the algorithm (d) Define response time and throughput. 	of the 03
	03
If computer A runs a program in 20 seconds and computer B runs the same program seconds, how much faster is A than B? The perdamone nation = 80 = 8; so A compiler is released that requires only 0.6 as many instructions as the old corrusing this new compiler? (a) Give example of fine	in 3 times tooler than
(a) Give example of five operation	to run.
(a) Give example of five operators available in MIPS assembly language. (b) Write down the four design principles of hardware design.	0.5
 (b) Write down the operators available in MIPS assembly language. (c) Give an example of an assembly instruction that will represent one significance of \$ze (d) Write down the 	2.5
register.	04 ero 01
(a) White down the steps required for any t	01
Wittell III C. given below using Ming:	05
	05
Assume that the unit 11	/
Assume that the variable i is available in the register \$s ₁ 3. (a) What is an Instruction Cycle?	(
(b) Explain the basic organization of a migranus	2.5
control signals using microprogram. (c) What is the difference between social and an action of the control unit and the generation of the control unit and the control unit and the generation of the control unit a	f 06
octiveen serial and parallel processing?	04
(d) What is the difference between direct and indirect addressing? How many memory References are required in both the cases?	05
(Approximately approximately a	
(Answer any two questions)	11111
Multiply 0011 by 0101. Show all the steps according to the normal multiplical algorithm.	ation 06
(b) What are the purposes of mfhi and mflo instructions?	02
(c) Present -0.75 using single and double precision binary representation.	05
(d) Showing all the steps perform addition between pairs given below	
(i) $9.999 \times 10^{1} + 1.610 \times 10^{-1}$	4.5
(ii) $9.999 \times 10^3 + 1.610 \times 10^{-5}$ (iii) $1.6567 \times 10^{-5} + 2.357 \times 10^{-3}$	
(iii) $1.6567 \times 10^{-5} + 2.257 \times 10^{-3}$	
(iii) $1.6567 \times 10^{-5} + 2.257 \times 10^{-3}$ (a) What are the purpose of the register \$ra, \$v0 and \$a0?	1.5
(iii) 1.6567 × 10 ⁻⁵ + 2.257 × 10 ⁻³ What are the purpose of the register \$ra, \$v0 and \$a0? (b) Show the structure of MIPS I-format and R-format instructions.	1.5 04
 (iii) 1.6567 × 10⁻⁵ + 2.257 × 10⁻³ (a) What are the purpose of the register \$ra, \$v0 and \$a0? (b) Show the structure of MIPS I-format and R-format instructions. (c) What is the purpose of sign extension? Give example. 	04 02
 (iii) 1.6567 × 10⁻⁵ + 2.257 × 10⁻³ (a) What are the purpose of the register \$ra, \$v0 and \$a0? (b) Show the structure of MIPS I-format and R-format instructions. (c) What is the purpose of sign extension? Give example. (d) In which cases overflow may happen for both addition and subtraction? 	04 02 05
 (iii) 1.6567 × 10⁻⁵ + 2.257 × 10⁻³ (a) What are the purpose of the register \$ra, \$v0 and \$a0? (b) Show the structure of MIPS I-format and R-format instructions. (c) What is the purpose of sign extension? Give example. (d) In which cases overflow may happen for both addition and subtraction? (e) Draw a diagram of the first version of the multiplication hardware. 	04 02 05 05
 (iii) 1.6567 × 10⁻⁵ + 2.257 × 10⁻³ (a) What are the purpose of the register \$ra, \$v0 and \$a0? (b) Show the structure of MIPS I-format and R-format instructions. (c) What is the purpose of sign extension? Give example. (d) In which cases overflow may happen for both addition and subtraction? (e) Draw a diagram of the first version of the multiplication hardware. 6. (a) What is Inter processor communication? 	04 02 05 05 2.5
 (iii) 1.6567 × 10⁻⁵ + 2.257 × 10⁻³ (a) What are the purpose of the register \$ra, \$v0 and \$a0? (b) Show the structure of MIPS I-format and R-format instructions. (c) What is the purpose of sign extension? Give example. (d) In which cases overflow may happen for both addition and subtraction? (e) Draw a diagram of the first version of the multiplication hardware. 6. (a) What is Inter processor communication? (b) What do you understand by Instruction Pipeline? Mention the stages of Pipeline. 	04 02 05 05 2.5
 (iii) 1.6567 × 10⁻⁵ + 2.257 × 10⁻³ (a) What are the purpose of the register \$ra, \$v0 and \$a0? (b) Show the structure of MIPS I-format and R-format instructions. (c) What is the purpose of sign extension? Give example. (d) In which cases overflow may happen for both addition and subtraction? (e) Draw a diagram of the first version of the multiplication hardware. 6. (a) What is Inter processor communication? 	04 02 05 05 2.5

Sylhet Engineering College, Sylhet

(Shahjalal University of Science & Technology) (Shahjalal University of Science & Technology)

Department of Computer Science & Engineering

3rd year1st Semester

Final Examination, 2018 Course No: CSE503

Course Title: Computer Architecture

Time: 03 (Three) hours N.B.: (i) Answer any two question from each PART Full Marks: 70 (ii) Use separate answer scripts for each PART (iii) Marks allotted are indicated in the margin

PART-A (Answer any two questions)

(1)	(a)	What are the different classes of computers?	
	(b)	Define embedded computer system with example.	02
	Ø	Performance of a computer while running and at the	1.5
1	(d)	Define response time and throughout	03
0	(e)	seconds, how much faster is A than B2	03 04
•	(f)	A given application written in Java runs 15 seconds on a desktop processor. A new java compiler is released that requires only 0.6 as many instructions as the old compiler. Unfortunately it increases the CPI by 1.1. How fast can we expect the application to run using this new compiler?	64
2.	@	Give example of five operators available in MIDG.	
_	(9)	I the four design nemerings of hardware design	2.5
	(c)	of the chample of an assembly instruction that will represent any significant	04 01
	(b)		VI
	(e)	Write down the steps required for procedure calling. Rewrite the code written in C given below using MIPS instructions.	05
		For(i=1; i<10)	05
		i-1:-	
3.	(a)	Assume that the variable i is available in the register \$s_1 What is an Instruction Cycle?	2.5
/	(b)	Explain the basic organization of a microprogrammed control unit and the generation of	2.5 06
/	1	control signals using microprogram.	00
//	(c)	What is the difference between serial and parallel processing?	04
/	(d)	What is the difference between direct and indirect addressing? How many memory References are required in both the cases?	05
٧.		PART-B (Answer any two questions) Multiply 0011 by 0101 Show all the steps according to the period questions	has ?
		PART-B	
		(Answer any two questions)	
a	(2)	Multiply 0011 by 0101 Show all the stars according to the	
ч.	(a)	algorithm.	06
		What are the purposes of mfhi and mflo instructions?	02
	(c)	Present -0.75 using single and double precision binary representation.	05
	(d)	Showing all the steps perform addition between pairs given below (i) $9.999 \times 10^1 + 1.610 \times 10^{-1}$	4.5
		(ii) $9.999 \times 10^3 + 1.610 \times 10^{-5}$	
		(iii) $1.6567 \times 10^{-5} + 2.257 \times 10^{-3}$	
(5)	(a)	What are the purpose of the register \$ra, \$v0 and \$a0?	1.5
	(b)	Show the structure of MIPS I-format and R-format instructions.	04
	0	What is the purpose of sign extension? Give example.	02
		In which cases overflow may happen for both addition and subtraction?	05 05
6.	(a)	Draw a diagram of the first version of the multiplication hardware. What is Inter processor communication?	2.5
	. ,	-What do you understand by Instruction Pipeline? Mention the stages of Pipeline.	05
-			
-		What are the disadvantages of increasing the number of stages in pipelined processing?	05
	(Clare	Distinguish between isolated and memory mapped I/O.	05

Sylhet Engineering College, Sylhet

3rd year 1st Semester Final Examination - 2017

Department of Computer Science & Engineering

Course No: CSE 503 Course Title: Computer Architecture

Time: 3.00 Hours

Total Marks: 70

```
[Answer any four questions taking two from each part]
                                       PART - A
                                                                                       3.5
1.a) Illustrate execution cycle of CPU instructions.
                                                                                        4
 b) Show the binary representation of 13.75<sub>10</sub> in Double Precision.
                                                                                        10
 c) Translate the following HLL code into MIPS Assembly code
    void orderSequence(int v[], int n){
    int i, j;
          for (i = 0; i < n; i += 1) {
          for (j = i - 1; j \ge 0 \&\& v[j] > v[j + 1]; j = 1) {
           interChange(v,j);
                }
             }
          void interChange(int v[], int k){
           int temp;
           temp = v[k];
           v[k] = v[k+1];
           v[k+1] = temp;
           }
                                                                                        2-
2.a) What is SISD and MISD?
                                                                                        3
  b) Write short notes on: activation record, hardware multithreading.
                                                                                        6
  c) Simulate the division of 13_{10} by 5_{10} using hardware division algorithm.
                                                                                        5
  d) Depict the flowchart of Floating-point multiplication.
                                                                                       1.5
  e) State Amdahl's Law.
                                                                                        6 /
3.a) Sketch the simple datapath for the core MIPS architecture.
  b) Multiply decimal numbers in scientific notation by hand: 1.11010 x1010 and 9.2010
                                                                                        5
     x10-5. Assume that you can store only four digits of the significand and two digits of
     the exponent.
 c) Describe the steps that transform a program written in a high-level language into a
                                                                                        2.5
     representation that is directly executed by a computer processor.
 d) Consider the following MIPS code segment, assuming all variables are in
                                                                                         4
     memory and are addressable as offsets from $t0:
                                  lw $t1, 0($t0)
                                  lw $t2, 4($t0)
                                 add $t3, $t1,$t2
                                 sw $t3, 12($t0)
                                  lw $t4, 8($t0)
                                 add $t5, $t1,$t4
                                 sw $t5, 16($t0)
    Find the hazards in the preceding code segment and reorder the instructions to avoid
    any pipeline stalls.
```

PART - B

4.a) Define clusters. Depict the classic organization of a multiprocessor.
5
5
5
Computer A has a clock cycle time of 250ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500ps and a CPI of 1.2 for the same program, which computer is faster and by how much?

c) Describe stack allocation

d) Translate the HLL code below to MIPS assembly. Every instruction should have a comment!

HLL Code:

```
if (i==j) {
    a[i]=b[j];
}
else {
    a[i] =
    b[j+1];
}
```

Assume the following

The starting address of array a [] is in \$20 The starting address of array b [] is in \$21

Index i maps to \$5

Index i maps to \$6

If any temporary registers are used, please start with \$10

[Complete the question with 10 instructions or less]

5.a) Suppose you want to perform two sums: one is a sum of 10 scalar variables, and one is a matrix sum of a pair of two-dimensional arrays, with dimensions 10 by 10. For now let's assume only the matrix sum is parallelizable; we'll see soon how to parallelize scalar sums. What speed-up do you get with 10 versus 40 processors? Next, calculate the speed-ups assuming the matrices grow to 20 by 20.

b) What is the MIPS assembly code to load this 32-bit constant into register \$50?

c) Show how the value 0xabcdef12 would be arranged in memory of a little-endian and a 2.5

5

3

3

4

3

1.5

6

7

big-endian machine. Assume the data is stored starting at address 0.
d) Explain dynamic branch prediction

e) What are the assembly language statements corresponding to this machine instructions?

- 6.a) How many total bits are required for a direct-mapped cache with 16 KiB of data and 4-word blocks, assuming a 32-bit address?
 - b) What is structural hazard?c) Explain load-use data hazard for following instructions:

xplain load-use data hazard for following instructions sw \$s0, 80(\$t1)

add \$t2, \$t3, \$s2

d) If we assume we place the loop starting at location 80000 in memory, what is the MIPS assembly code and machine code for following code?

```
for(int i=0;array[i]!='\0'; )
{
   i+=1;
}
```