

opcode = operational code (Add, sub....)

SP = stack pointer

Computer architecture

- Instruction formats :- It defines the layout of the bits of an instruction. An instruction format must include an opcode and zero or more operands in one of the addressing mode.

Instruction classification:

Instruction class	Example
• Three-address	ADD R ₁ , R ₂ , R ₃ OR ADD A, B, C. R ₁ ← R ₂ + R ₃ M[A] ← M[B] + M[C]
• Two address	ADD R ₁ , R ₂ OR ADD A, B R ₁ ← R ₂ + R ₃ M[A] ← M[A] + M[B]
• One address	ADD R ₁ AC ← AC + R ₁
• Zero address	ADD (sp)+, (sp)

Example :-

$$x = \frac{A+B*C}{(D-E)*F+G*H}$$

Three address instruction format :-

MUL R₁, B, C ← R₁ ← M[B] * M[C]

ADD R₁, R₁, A ← R₁ ← R₁ + M[A]

MUL R₂, E, F ← R₂ ← M[E] * M[F]

(... due, bba) abcd longitudo = abcd
jumlah kota = 92

8

SUB R₂, D, R₂ ← R₂ ← M[D] - R₂

MUL R₃, G, H ← R₃ ← M[G] * M[H]

ADD R₂, R₂, R₃ ← R₂ ← R₂ + R₃

DIV R₂, R₁, R₂ ← M[x] ← R₁ ÷ R₂

Computer Architecture

$$\cdot x = \frac{(A + B * C)}{(D - E * F + G * H)}$$

Two address:

MOV R1, B

MUL R1, C

ADD R1, A

MOV R2, D

MOV R3, E

MUL R3, F

SUB R2, R3

MOV R3, G

MUL R3, H

ADD R2, R3

DIV R1, R2

MOV x, R1

[E] M → A

LOAD E

MUL E

STORE T

LOAD D

SUB T

STORE S

LOAD A

JUM H

LOAD A

STORE T

LOAD L

JUM M

LOAD A

DIV A

STORE C

LOAD C

VIO T

STORE P

$$x = \frac{(A + B * C)}{(D - E * F + G * H)}$$

($D * B + A$)
মুক্ত করতে হবে

One address instruction format : (কিন্তু যেকোনো কাজে মুক্ত করতে হবে)

LOAD E	$AC \leftarrow M[E]$
MUL F	$AC \leftarrow AC * M[F]$
STORE T	$M[T] \leftarrow E * F$
LOAD D	$AC \leftarrow M[D]$
SUB T	$AC \leftarrow AC - M[T]$
STORE T	$M[T] \leftarrow AC \text{ or } D - E * F$
LOAD G	$AC \leftarrow M[G]$
MUL H	$AC \leftarrow AC * M[H]$
ADD T	$AC \leftarrow AC + T$
STORE T	$T \leftarrow AC \text{ or } D - E * F + G * H$
LOAD B	$AC \leftarrow M[B]$
MUL C	$AC \leftarrow AC * M[C]$
ADD A	$AC \leftarrow AC + M[A]$
DIV T	$AC \leftarrow AC \div M[T]$
STORE X	$M[X] \leftarrow AC$

$$x = \frac{(A+B*C)}{(D-E*F+G*H)}$$

zero address instruction format : পূর্থামে postfix এ convert করব।
 Then push/pop করব। Stack use
 করা হবে। Result আসবে infix এ


$$x = ABC*+DEF*-GH*+/$$

PUSH A	TOS ← A	R
PUSH B	TOS ← B	F*F
PUSH C	TOS ← C	D
MUL	TOS ← B*C	X
ADD	TOS ← A+B*C	B*C
PUSH D	TOS ← D	A+B*C
PUSH E	TOS ← E	
PUSH F	TOS ← F	
MUL	TOS ← E*F	
SUB	TOS ← D-E*F	
PUSH G	TOS ← G	
PUSH H	TOS ← H	
MUL	TOS ← G*H	
ADD	TOS ← D-E*F+G*H	
DIV	TOS ← (A+B*C)/(D-E*F+G*H)	
POP X		


CA:

1. Implicit: CMA
2. Immediate
3. Direct
4. Indirect
5. Register
6. Register Indirect
7. Displacement
8. Stack

Relative
Base-Register
Indexing




Immediate: Value of the operand is in the instruction.




Ex- Load Ri, #1000 ; $R_i \leftarrow 1000$

Direct: Address of operand include in instruction.



Ex- Load Ri, 1000; $R_i \leftarrow M[1000]$


Indirect: Address of operand is in the address mention in the instruction.



Ex- Operand Load Ri,(100) ; $R_i \leftarrow M[M[100]]$


Q31

Register: Operand is in the register mentioned in the register.




Ex- Load Ri, Rj ; $Ri \leftarrow Rj$.

Register Indirect: Operand address in the address mentioned in the register content.






Ex- Load Ri, (Rj)
 $Ri \leftarrow M[Rj]$

Displacement:



132


Stack:



:



(R), R Ex-Load R
R[M] → R



10/07/2019

CA

35

Mode

Immediate

Algorithm

Criteria

Direct

Operand = A

↑ No memory reference

$EA = A$

Simple

Effective address/
address of operand

Indirect

$EA = (A)$

Large address space

$EA = R$

Simple

$EA = (R)$

Large address space

Register indirect

$EA = \text{Top of stack}$

no memory reference

Stack

Data Dependency

36

↳ एक instruction वे अन्य एकात्र instruction से पर्याप्त relationship.
Ex- एकात्र input अन्य एकात्र output हो पाएँ।

1. Flow dependance $S_1 \rightarrow S_2$ [The output of S_1 is the input of S_2]

2. Antidependance $S_1 \not\rightarrow S_2$ [flow is coming from S_1 to S_2 but input of S_1 will be output of S_2]

3. Output dependance $S_1 \rightarrow S_2$ [S_1, S_2 if both statement are writing on the same variable]

4. I/O dependance $S_1 \xrightarrow{I/O} S_2$ [If both the device are trying to access the same I/O device]

5. Unknown dependence

- i. Subscript of a variable is itself subscripted
- ii. Subscript does not contain the loop index variable.
- iii. Subscript is non-linear in the loop index variable.

Data Dependency

30

↳ एको instruction द्वारा अन्य एको instruction का परिणाम हो सकता है।
Ex- एको तारे का input द्वारा एको तारे का output हो सकता है।

1. Flow dependence $S_1 \rightarrow S_2$ [The output of S_1 is the input of S_2]

2. Antidependence $S_1 \not\rightarrow S_2$ [flow is coming from S_1 to S_2 but input of S_1 will be output of S_2]

3. Output dependence $S_1 \rightarrow S_2$ [S_1, S_2 if both statements are writing on the same variable]

4. I/O dependence $S_1 \xrightarrow{\text{I/O}} S_2$ [If both the devices are trying to access the same I/O device]

5. Unknown dependence


- i. Subscript of a variable is itself subscripted
- ii. Subscript does not contain the loop index variable.
- iii. Subscript is non-linear in the loop index variable.

28 29

Ex- S1 Load R1, A $R_1 \leftarrow M[A]$
 S2 ADD R2, R1 $R_2 \leftarrow R_1 + R_2$
 S3 MOVE R1, R3 $R_1 \leftarrow R_3$
 S4 STORE B, R1 $M[B] \leftarrow R_1$

Draw the dependency graph:

Dependency



CA



45

Computer architecture and organization - John P. Hayes.

CA কানুনে Machine lang. নিয়ে। Assembly lang. যের উপর
বিষয় → Opcode, Operand.

SL → Shift Left

Reset = 0 করা হবে।

CSL → Circular shift Left

Set = 1 করা হবে।

SR → Shift Right

CSR → Circular shift right

ASR → Arithmetic shift Right

1 nibble = 4 bit

• R ← 11010101
Upper nibble
Lower nibble

SL · R 10101010

[last bit a 0 পিছে রেখ | MSB dlt হয়।
কাজে LSB আলি রেখ, 0 হয়]

CSL R 10101011

[MSB = LSB হয়]

SR R 01101010

CSR R 11101010

[sign bit থাকবে, then shift
sign bit এর পর, then shift]

ASR R 11101010

46

- Reset upper nibble.

AND R, OF H → Hexa decimal

R → 1 1 0 1 0 1 0 1

AND 0 0 0 0 1 1 1 1

0 0 0 0 0 1 0 1




- Rest lower nibble

AND R, FO H

R → 1 1 0 1 0 1 0 1

AND 1 1 1 1 0 0 0 0

1 1 0 1 0 0 0 0



- Set upper nibble

OR [R, F0H]

R → 1 1 0 1 0 1 0 1

OR 1 1 1 1 0 0 0 0

1 1 1 1 0 1 0 1

Q- What is the final Content of Register R of the end of the following assembly language code?

MOVE R, E^X H

CSR R

ASR R

CSL R

AND R, F0H

HLT

Soln:

R ← 11100111

CSR R ← 11100111

ASR R ← 111110.01

CSL R ← 111100011

AND R, F0H

R ← 11110011

11110000

R ← 11110000

R ← F0H

17.07
CA

Number Representation


Signed +
Category / Representation
Number Representation
(Positive/Negative)

Unsigned
Category / Representation
(Positive)

- Difference btwn signed and unsigned ?

56

i. Signed Representation :-




0 ← +ve
1 ← -ve

0110 0001
SIGN MANTISSA

• Range specification graph :-

P0-FP
A2



57 16 8 4 2 1
 1 0 1 0

- Represent -22 in 8-bit memory.

$$+ 22 \rightarrow 00010110$$

$$1's - 11101001$$

$$+ 1$$


$$\hline 2's - 11101010$$

\leftarrow bit-n \rightarrow



Another way to 2's $\rightarrow (1111\ 1111 - 00010110) + 1$


" " $\rightarrow 2^n$ number



- Signed representation (using 2's complement)

$$\text{Upper range} = + (2^{n-1} - 1)$$





$$\text{Lower } " = - (2^{n-1})$$



1 3 P 2 3

58

ii. Unsigned Representation:



Overflow:-

- Overflow in unsigned addition \rightarrow Result occupies more number of bits.
- Overflow in signed-magnitude/ 2's complement addition : \rightarrow
 - i. Result occupies more number of bits.
 - ii. Addition of two positive number resulting negative number.
 - iii. Sum of two negative number \rightarrow Underflow

Overflow

i. When addition of two binary number yields a result that is greater than the maximum positive value.

ii. Assume 4-bit restriction and 2's complement.

iii. Maximum possible value

$$= 2^{n-1} - 1$$

$$= 2^4 - 1 = 8$$

Underflow

i. When the addition/subtraction of two binary number yields a result that is less than the minimum possible value.

ii. Assume 4-bit restriction and 2's complement.

iii. Minimum possible value

$$= -(2^{n-1})$$

$$= -8$$

FF 78 AD

$\lambda \rightarrow$

$0 \rightarrow$

$6 \rightarrow$

$-1 \rightarrow 1111$

$5 \rightarrow$

$-2 \rightarrow 1110$

$4 \rightarrow$

$-3 \rightarrow 1101$

$3 \rightarrow$

$-4 \rightarrow 1100$

$2 \rightarrow$

$-5 \rightarrow 1011$

$1 \rightarrow$

$-6 \rightarrow 1010$

$0 \rightarrow$

$\lambda \rightarrow 1001$

$-8 \rightarrow 1000$

$$6_{(10)} + 3_{(10)}$$

$$-5_{(10)} + (-5)_{10}$$

$$6 \rightarrow 0110$$

$$-5 \rightarrow 1011$$

$$3 \rightarrow 0011$$

$$-5 \rightarrow 1011$$

$$\underline{6 \rightarrow 1001}$$

$$\underline{-5 \rightarrow 1011}$$

$$+ 6 \rightarrow \boxed{100110}$$

$$(1-1) = -$$

$$8 =$$

$$1-1=0 =$$

$$X=1-1=0 =$$

$$\begin{array}{r}
 1101(-3) \\
 1011(-5) \\
 \hline
 \textcircled{1} 1000(-8) \\
 \text{(carry generate)}
 \end{array}$$

$$\begin{array}{r}
 1101(-3) \\
 1010(-6) \\
 \hline
 \textcircled{1} 111 \\
 \text{(carry + underflow)}
 \end{array}$$

$$\begin{array}{r}
 1101(-3) \\
 0010(+2) \\
 \hline
 1111 \\
 \text{(Nothing)}
 \end{array}$$

$$\begin{array}{r}
 0111(+2) \\
 0011(+3) \\
 \hline
 \boxed{1} 010 \\
 \text{(Overflow)}
 \end{array}$$

(CA)

Unsigned Multiplication (Paper-Pencil Method :-)

Interface:

- i. Multiplication involves the generation of partial product, one for each digit in the multiplier. These partial products are then summed to produce the final product.
- ii. The partial products are easily defined. When the multiplication bit is '0', the partial product is '0'. When the multiplier is 1, the partial product is multiplicand.
- iii. The total product is produced by summing the partial product. For this operation, each successive partial product is shifted one position left relative to the preceding partial product.
- iv. The multiplication of two n -bit binary integers results in a product of upto $2n$ bits in length.

Ex- 48

$$\begin{array}{r}
 1011 \longrightarrow \text{Multiplicand} \\
 1101 \longrightarrow \text{Multiplier} \\
 \hline
 1011 \\
 0000 \\
 1011 \\
 1011 \\
 \hline
 10001111 \longrightarrow \text{Final Product}
 \end{array}$$

Partial product

(95%) Signed Multiplication (Booth's Algorithm)

Ex- $(-6) \times (+4) = (-24)$

$$M = 1010, -M = 0110$$


$$Q = 0100$$

$$q_0 = 0$$

$$A = 0000$$

$$n = 4$$

Flow.



F2 88

Tracing Tabk

<u>n</u>	<u>A</u>	q_4	q_3	q_2	<u>Action</u>
4	0000	↑ Q	↑ Q	0	Initialization
3	0000	0100	0010	0	ASR AQ q_0
2	0000	0001	0001	0	ASR AQ q_0
	0110	0001	0001	0	$A = A - M$
1	0011	0000	0000	1	ASR AQ q_0
	1101	0000	0000	1	$A = A + M$
0	1110	1000	1000	0	ASR AQ q_0

$$AQ = 111010000$$

29.06

CA

Division-Algorithm:

Paper pencil signal Method:-

$$\begin{array}{r} \text{Dividend} \\ \hline 1011 | 100100.11 \\ 1011 \\ \hline 1110 \\ 1011 \\ \hline 1111 \\ 1011 \\ \hline 100 \end{array}$$

1101 → Quotient

Partial Remainder

Remainder

Divisor

Restoring Method :-

→ Partial Remainder is restored by adding the divisor to the negative difference

Algorithm:-

Input : $M \rightarrow$ Positive divisor, (n-bit)
 $Q \rightarrow$ Positive dividend (n-bit)

Output : $Q \rightarrow$ Quotient
 $A \rightarrow$ Remainder

Begain:-

$A \leftarrow 0$

Do n times

- Shift A and $\oplus Q$ left one binary position
- $A \leftarrow A - M$
- If sign of A is 1
 $q_0 \leftarrow 0$ and $A \leftarrow A + M$ (~~if restore A~~)


Else

$q_0 \leftarrow 1$

End:

Example

Tracing



$$\begin{array}{r} 0011 \\ 1101 \\ \hline 0000 \end{array}$$

$$\begin{array}{r} 0001 \\ 1101 \\ \hline 1110 \end{array}$$

$$\begin{array}{r} 1110 \\ 0011 \\ \hline 10001 \end{array}$$

Example - 2/3

$$\begin{aligned} & M \rightarrow 0011 \\ & - M \rightarrow 1101 \end{aligned}$$

Exam 6
WINTER

Tracing table :-

count	A	Q	Comment
4	0000	0111	Initialization
3	0000	1110	SL AQ
	1101	1110	$A \leftarrow A - M$
	0000	1110	$q_0 \leftarrow 0, A \leftarrow A + M$
2	0001	1100	SL AQ
	1110	1100	$A \leftarrow A - M$
	0001	1100	$q_0 \leftarrow 0, A \leftarrow A + M$
1	0011	1000	SL AQ
	0000	1000	$A \leftarrow A - M$
	0000	1001	$q \leftarrow 1$
0	0001	0010	SL AQ
	1110	0010	$A \leftarrow A - M$
	0001	0010	0001 0010 $q_0 \leftarrow 0, A \leftarrow A + M$

$$\begin{array}{r} 0011 \\ 1101 \\ \hline 10000 \end{array}$$

$$\begin{array}{r} 0001 \\ 1101 \\ \hline 1110 \end{array}$$

$$\begin{array}{r} 1110 \\ 0011 \\ \hline 10001 \end{array}$$

$$\begin{array}{l} A = 10 \\ Q = 1 \end{array}$$

~~1010~~
~~0101~~

Parity Bit \rightarrow Even (1 ബുഡ് സിംഗിൾ (പുരാ)

\downarrow Ddd.

1101

1001

സിംഗിൾ ബിറ്റ് ചെംഗ് റെഞ്ചിന് കുളിൽ ദേശഭ
ബാധിക്കുന്നു!

Sender

RECEIVER

$$M = D_8, D_2, D_6, D_5, D_4, D_3, D_2, D_1$$

$$D_8 - D_1 P_4 P_3 P_2 P_1$$

$$P_4 \rightarrow D_8 \oplus D_5 \oplus D_3 \oplus D_1$$

$$P_3 \rightarrow D_2 \oplus D_3 \oplus D_2 \oplus D_1$$

$$P_2 \rightarrow D_8 \oplus D_2 \oplus D_1$$

$$P_1 \rightarrow D_6 \oplus D_5 \oplus D_4 \oplus D_1$$

$$D'_8 - D'_1 P'_4 P'_3 P'_2 P'_1$$

$$P'_4 = \checkmark$$

$$P'_3 = \checkmark$$

$$P'_2$$

$$P'_1$$

X-OR മാനും O-മാനും data genuine രഹസ്യം

Single error correction 2
Hamming Code (SEC DED Method)

Double error detection

possible parity combination = 2^P

max. Error data = $2^P - 1$

Message bit = Data bit + Parity bit

$$N = D + P$$

$N \leq 2^P - 1$ → यह दिखे parity bit का संख्या - निम्न दर्शा रखा

$$n = 8 \rightarrow p = 4$$

$$= 14 \quad p = 4$$

$$= 20 \quad p = 5$$

Message bit: $M_{12} M_{11} M_{10} M_9 M_8 M_7 M_6 M_5 P_4 M_3 M_2 M_1$

Parity bit:

Data bit: $D_8 D_7 D_6 D_5 P_4 P_3 P_2 P_1$

Parity bit:

$P_4 \quad P_3 \quad P_2 \quad P_1$

Error No	Priority bit				Comment
	P ₄	P ₃	P ₂	P ₁	
1	-	-	-	1	P ₁ bit ERROR
2	-	-	1	-	P ₂ " "
3	-	-	1	1	D ₁ " "
4	-	1	-	-	D ₂ " "
5	-	1	-	1	D ₃ " "
6	-	1	1	-	D ₄ " "
7	-	1	1	1	P ₄ " "
8	1	-	-	-	D ₅ " "
9	1	-	-	1	D ₆
10	1	-	1	-	D ₇
11	1	-	1	1	D ₂
12	1	1	-	-	D ₈ "

Msg bit error Data bit

$$\begin{aligned}
 P_4 &\rightarrow \{ \text{Msg bit error} \} = \{ 9, 10, 11, 12 \} = \{ 5, 6, 7, 8 \} \\
 P_3 &\rightarrow \{ 5, 6, 7, 12 \} = \{ 2, 3, 4, 8 \} \\
 P_2 &\rightarrow \{ 3, 6, 7, 10, 11 \} = \{ 1, 3, 4, 6, 7 \} \\
 P_1 &\rightarrow \{ 3, 5, 7, 9, 11 \} = \{ 1, 2, 4, 5, 7 \}
 \end{aligned}$$

\downarrow
 DED = {
 ↘
 parity bit generate
 ↗
 G_P generate bit

4

~~Send data~~ 8 × 6 5 4 3 2 1
~~Data = 1 1 0 1 0 1 1~~ G_P = 1

$$P_4 = \{1, 0, 1, 1\} = 1$$


$$P_3 = \{0, 1, 0, 1\} = 0$$

$$P_2 = \{1, 1, 0, 0, 1\} = 1$$

$$P_1 = \{1, 0, 0, 1, 1\} = 1$$

DED

Sending



10101011
 11111111
 01010101
 11111111
 01010101
 11111111
 10101011

10101011
 11111111
 01010101
 11111111
 01010101
 11111111
 10101011

10101011
 11111111
 01010101
 11111111
 01010101
 11111111
 10101011

10101011
 11111111
 01010101
 11111111
 01010101
 11111111
 10101011

Time overlapping
So much fast
Differences


19.08)

CA 12

instruction मुला fetch phase wise कोड लिए।

Phase → IF → Instruction fetch (Opcode लिए तो क्या)
 fetch ID → " Decode (" कोड मूला लिए)
 OF → Operation Fetch
 OE → " Execute
 OS → " Store

Non-Pipeline Architecture :-



Time per stage

instruction wise कोड लेने से slow


कोई instruction को लाइ अप रख तो उसे कोड लेने का time लगता है।

$$t_n = \text{total time} = \frac{\text{Total time}}{\text{No. of stages}} = t_p \times k$$

$$t_p = \text{IF fetch का time} \quad \text{or time कोड लेने का}$$

$$t = n \times t_p$$

Pipeline Architecture :-



fetch wise कोड लेने।

इसका काम करने का time कम होता है। प्रति fetch का

23012 में कोड लिए।

- Time overlapping \rightarrow
- So much faster

→ Difference b/w non and pipeline architecture.

For pipeline

Segment No	clock cycle						
	1	2	3	4	5	6	7
1	t_1	t_2	t_3				
2		t_4	t_5	t_6			
3			t_1	t_2	t_3		
4				t_1	t_2	t_3	
5					t_1	t_2	t_3

$n = \text{no. of instruction}$

$k = \text{" " fetch}$


$$\text{Total - Unit time} = \boxed{k + n - 1}$$

$$= 5 + 3 - 1$$

$$= 7$$

14

fetch පෙන්වනු ලබයි. memory related. වෙතිරිට input
අලැගේ O/P සහ



T_d = delay time එක seg (සිංහ මෙහෙයුම් මාරුත්)
 T_m = seg. මෘත්‍ර පිළි මාරුත්

T = total time

$$= \max\left(T_{i=1}^k\right) + T_d$$

$$= T_m + T_d$$

→ clock signal use යොමු ඇත් නො තුළ ගැනීම
යොමු synchronous නො තුළ ගැනීම

15

Pipeline

Synchronous

Asynchronous

- Xm. or math অন্বে।

↳ Speed up ratios:

$$S_K = \frac{\text{Non-Pipeline Execution time}}{\text{Pipeline Execution time}}$$

$$\frac{n \times t_n}{(K+n-1)T}$$

↳ Frequency, $f = \frac{1}{T}$

↳ Efficiency : $E_K = \frac{S_K}{K}$

$$S_K = \frac{n \times K \times \cancel{T_p}}{(K+n-1) \times T}$$

$$= \frac{n \times K}{K+n-1}$$

$$[T_p = T] \\ \text{same}$$

$$E_K = \frac{n}{K+n-1}$$


16

Throughput \rightarrow Per unit time \leftarrow ઠગણી િ/સ માટે 22

$$H_K = \frac{n}{(k+n-1)T}$$

$$= \frac{nf}{k+n-1} \quad \left[f = \frac{1}{T} \right]$$

Asynchronous pipeline (અન્યાન્ય રીત)



જેવાં િ/સ માટે 23માં મળું છે તો એ ઓ/પ અન્યાન્ય
માર્ગથી એન્યુ ready માટે, તેની એપ (43માં)
જે એન્યુ અન્યાન્ય િ/પ નાથી હોય ready રીત
then માર્ગ /


21.08

CA

20


width of AMOT
length of MOT

Control unit : It decides the main operation signal to the data path. It flows between CPU, I/O etc.




Examples:-


$$\text{ADD } R_1, R_2 \\ R_1 \leftarrow R_1 + R_2$$




21




$$\begin{aligned} A &= I_x \cdot t_1 + I_z \cdot t_1 \\ &= (I_x + I_z) \cdot t_1 \end{aligned}$$



$$B = I_x \cdot t_0 + I_y \cdot t_2$$



$$\begin{aligned} C &= I_x \cdot t_2 + I_y \cdot t_2 + A \\ &= (I_y + I_x) \cdot t_2 + A \end{aligned}$$



22

(I/P, current state s_1, s_2, \dots, s_m
 O/P, next state depends on it)

Hardware Control Unit design:

1. State table method
2. Delay element method
3. Sequence counter method


States	Input combinations			
	I ₁	I ₂	...	I _m
S ₁	S ₁₁ , Z ₁₁	S ₁₂ , Z ₁₂	...	S _{1m} , Z _{1m}
S ₂	S ₂₁ , Z ₂₁	S ₂₂ , Z ₂₂	...	S _{2m} , Z _{2m}
S ₃	-	-	...	-

Ckt + describe
 max 270 nm

'Delay element'

'Delay element'

'Delay element'



Reset

Enable

Module-K Counter

(K=5 तक 0-5 तक कॉन्ट्राई कॉउंट मिलता है)

Decoder

time
 Φ_0 Φ_1 Φ_2 Φ_{K-1} → Voltage