

# Computer Architecture

## Instruction Set Architecture

---

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering  
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)

*CS-683: Advanced Computer Architecture*



Lecture 3 (03 August 2021) CADSL

# Instruction Set Architecture


---

- Instruction set architecture is the **structure of a computer** that a **machine language programmer must understand** to write a correct (timing independent) program for that machine.
- The instruction set architecture is also the **machine description** that a hardware designer must understand to design a correct implementation of the computer.



# Instruction Set Architecture (ISA)

---



# Why not Bigger Instructions?

---

- Why not “ $f = (g+h) - (i+j)$ ” as one instruction?
- Church’s thesis: A very primitive computer can compute anything that a fancy computer can compute – you need only logical functions, read and write to memory, and data dependent decisions
- Therefore, ISA selection is for practical reasons
  - Performance and cost not computability
- Regularity tends to improve both
  - E.g., H/W to handle arbitrary number of operands is complex and slow, and UNNECESSARY



# Instructions Can Be Divided into 3 Classes (I)

---


- Data movement instructions
  - Move data from a memory location or register to another memory location or register without changing its form
  - Load—source is memory and destination is register
  - Store—source is register and destination is memory
- Arithmetic and logic (ALU) instructions
  - Change the form of one or more operands to produce a result stored in another location
  - Add, Sub, Shift, etc.
- Branch instructions (control flow instructions)
  - Alter the normal flow of control from executing the next instruction in sequence
  - Br Loc, Brz Loc2,—unconditional or conditional branches



# Instruction Set Architecture

① memory size

(entire instruction should fit into memory)



② Slow memory

(lot of work packed in an instruction)

③ Programming

- Complex data structure

Multiple addressing modes

$$f = a + b * c$$


    
    
MAC

$$\begin{aligned}
 & f = \underbrace{1000}_{I_1} + \underbrace{\overline{10}}_{I_2} + \underbrace{1000}_{I_3} + \overline{10} + \underbrace{\overline{1000}}_{I_4} \\
 & = \underline{\underline{1010}} \cdot \underline{\underline{x10}} = \frac{10100}{10010}
 \end{aligned}$$



instructions

ISA.



$$\begin{array}{c} \downarrow \\ 6000 \\ \downarrow \\ 4000 \end{array}$$

$a = b + c;$

$\uparrow$

$4000 \quad 5000$  (location)

ADD	4000	5000	6000
-----	------	------	------

$$103 \times 1000$$

{Addressing modes}

4 GB

32 bits

int i, A[1000];

for (i = 0; i < 1000; i++)

A[i] = A[i] + A[i+1];

1000

starts from

X	ADD	1000	1004	1000
---	-----	------	------	------



$$\begin{aligned} A(0) &= A(0) + A(1) \\ A(1) &= A(1) + A(2) \end{aligned}$$


$$\begin{array}{r} \text{ADD } 1000 \ 1004 \ 1000 \\ \text{ADD } 1004 \ 1008 \ 1004 \end{array}$$




## ISA

Minimize no. of bits per instruction








# Stack Architectures

- Instruction set:
  - add, sub, mult, div, ...
  - push A, pop A
- Example:  $A^*B - (A+C^*B)$ 
  - push A
  - push B
  - mul
  - push A
  - push C
  - push B
  - mul
  - add
  - sub



# Stacks: Pros and Cons

---

- Pros
  - Good code density (implicit operand addressing → top of stack)
  - Low hardware requirements
  - Easy to write a simpler compiler for stack architectures
- Cons
  - Stack becomes the bottleneck
  - Little ability for parallelism or pipelining
  - Data is not always at the top of stack when need, so additional instructions like TOP and SWAP are needed
  - Difficult to write an optimizing compiler for stack architectures



# Thank You

