

Sequential Circuits

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Computer Science & Engineering, and

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.cse.iitb.ac.in/~viren/>

E-mail: viren@{cse, ee}.iitb.ac.in



CS-230: Digital Logic Design & Computer Architecture





Lecture 15 (08 February 2022)

CADSL

Segmental





3:2

$$g_3 \quad q_{3 \cdot b_3}$$

$$g_3 \cdot q_2 \cdot b_2$$

$$q_3 \oplus b_3 = p_3$$

$$q_3 \oplus b_2 = p_2$$

$$\underline{q_{3:2}} = \underline{\underline{q_3 + q_2 \cdot b_3}}$$

generated
from
cells 3:2

$$\rightarrow P_{3:2} = \underline{P_3 \cdot b_2}$$

i

$$Q_{3:2} = \underline{q_3 + q_2 \cdot p_3}$$

$$B:2 = P_3 \cdot b_2$$



$$G_{3:2} = g_3 + g_2 \cdot p_3$$

$$P_{3:2} = p_3 \cdot p_2$$

$$a_1, b_1$$

$$a_0, b_0$$

$$g_1 = a_1 \cdot b_1$$

$$g_0 = a_0 \cdot b_0$$

$$p_1 = a_1 \oplus b_1$$

$$p_0 = a_0 \oplus b_0$$

↙

↙

↓

$$G_{1:0} = g_1 + g_0 \cdot p_1$$

$$P_{1:0} = p_1 \cdot p_0$$

$$\boxed{G_{3:0} = G_{3:2} + P_{3:2} \cdot G_{1:0}}$$

$$P_{3:0} = P_{3:2} \cdot P_{1:0}$$

3 - 0


$$P_n \underset{\text{C}_{i+1}}{=} G_{3:0} + P_{3:0} \cdot C_{0:2}$$


$$S_1 = p_1 \oplus$$


$$S_0 = p_0$$

$$CS-230@IITB \quad S_i = p_i \oplus \underline{C_i}, \quad 5$$











Serial Adder

$$\begin{array}{r}
 c_{32} \ c_{31} \dots \ c_2 \ c_1 \ 0 \\
 a_{31} \dots \ a_2 \ a_1 \ a_0 \\
 + b_{31} \dots \ b_2 \ b_1 \ b_0 \\
 \hline
 s_{31} \dots \ s_2 \ s_1 \ s_0
 \end{array}$$



STG

State	00	01	10	11
0	0/0	0/1	0/1	1/0
1	0/1	1/0	1/0	1/1

SIT



State Machine

$$M(I, O, S, S_0, \delta, \lambda)$$

I: Input symbols
 $\{00, 01, 10, 11\}$


O: Output symbol
 $\{0, 1\}$

S: Set of States
 $\{0, 1\}$

S_0 : Initial state $\{0\}$

δ : $S \times I \rightarrow S$ Transition function

λ : $S \times I \rightarrow O$ Output function



$\delta \rightarrow$ Combinational logic

$$\text{Stage} = \log_2 |S|$$



Thank You



08 Feb 2022

CS-230@IITB

11

CADSL