

Computer Architecture

Instruction Set Architecture

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

CS-683: Advanced Computer Architecture




Lecture 4 (05 August 2021) CADSL

Instruction Set Architecture

- Instruction set architecture is the **structure of a computer** that a **machine language programmer must understand** to write a correct (timing independent) program for that machine.
- The instruction set architecture is also the **machine description** that a hardware designer must understand to design a correct implementation of the computer.



Instruction Set Architecture (ISA)



FSA

OPERATION	OPR1	OPR2	DEST
-----------	------	------	------

- {
- ① Scarcity of Memory → reduce no. of bits per instruction
 - ② Slow memory → pack lot of work in a single instruction
(insertion in linked list, FFT.)
 - ③ Ease of Programming → multiple addressing modes.
- }



a = std.
q = STC
a = std.


Scarcity of memory



4 GB \rightarrow 32 bit
=

$$32 + 32 + 32 + 7 = 103$$

3 Address format





05 Aug 2021

CS-683@IITB

5

CADSL

ISA Classification

- Type of internal storage in a processor is the most basic differentiator
- Stack Architecture
- Accumulator Architecture
- General Purpose Register Architecture




Stacks: Pros and Cons

- Pros

- Good code density (implicit operand addressing → top of stack)
- Low hardware requirements
- Easy to write a simpler compiler for stack architectures

$103 \rightarrow 7 / 32+2$



- Cons

- Stack becomes the bottleneck
- Little ability for parallelism or pipelining
- Data is not always at the top of stack when need, so additional instructions like TOP and SWAP are needed
- Difficult to write an optimizing compiler for stack architectures

$(a+b) + (c+d)$

What should be size of stack.



7	32	32	32
OPERATION	OPR1	OPR2	DEST

✓ Explicit ✗ Implicit ✗ Implicit
 ONE-Address format


SIZE

$$\underline{7+32} = \underline{\underline{39}} \quad \checkmark$$

$$103 \rightarrow \underline{\underline{39}}$$

{ Add a \leftarrow memory location
 Sub b
 Mul x





$$\begin{aligned}
 & a = \underline{\underline{b + c}} \\
 & \left\{ \begin{array}{l} \text{temp} \Leftarrow b \\ \text{temp} = \text{temp} + c \\ \underline{\underline{a \Leftarrow \text{temp}}} \end{array} \right. \\
 & a = \underline{\underline{b + c + d}} \\
 & \left\{ \begin{array}{l} \text{temp} \Leftarrow b \\ \text{temp} \Leftarrow \text{temp} + c \\ \text{temp} \Leftarrow \text{temp} + d \\ \underline{\underline{a \Leftarrow \text{temp}}} \end{array} \right. \\
 & .
 \end{aligned}$$

Accumulator Architectures

- Instruction set:
add A, sub A, mult A, div A, . . .
load A, store A
- Example: $A^*B - (A+C^*B)$

load B

mul C


add A

store D

load A

mul B

sub D



Accumulators: Pros and Cons

- Pros

- Very low hardware requirements
- Easy to design and understand

- Cons

- Accumulator becomes the bottleneck
- Little ability for parallelism or pipelining
- High memory traffic



Memory-Memory Architectures

- Instruction set:
 - (3 operands) add A, B, C
 - sub A, B, C mul A, B, C
- Example: $A^*B - (A+C^*B)$
 - 3 operands
 - mul D, A, B
 - mul E, C, B
 - add E, A, E
 - sub E, D, E



Memory-Memory: Pros and Cons

- Pros

TOPERATINON | D_{PR1}) O_{PR2} | D_{EST})



- Requires fewer instructions (especially if 3 operands)
- Easy to write compilers for (especially if 3 operands)

- Cons

- Very high memory traffic (especially if 3 operands)
- Variable number of clocks per instruction (especially if 2 operands)
- With two operands, more data movements are required ✓



1 Address Format-



$$a = b + C \times d + e/f$$

~~AC = b~~

$AC \leftarrow C$

$$\boxed{AC = AC * d}$$

$temp \leftarrow AC$



$AC \leftarrow e$

$$AC = Ae / f$$

$$AC \leftarrow AC + temp$$

$$AC = AC + b$$

$$\underline{a \leftarrow AC}$$



Register-Memory Architectures

- Instruction set:

add R1, A

sub R1, A mul R1, B

load R1, A

store R1, A

- Example: $A^*B - (A+C^*B)$

load R1, A

mul R1, B

/* A^*B */

store R1, D

load R2, C

mul R2, B

/* C^*B */

add R2, A

/* A + CB */

sub R2, D

/* AB - (A + C^*B) */




Memory-Register: Pros and Cons


- Pros
 - Some data can be accessed without loading first
 - Instruction format easy to encode
 - Good code density

- Cons
 - Operands are not equivalent (poor orthogonality)
 - Variable number of clocks per instruction
 - May limit number of registers





$$\begin{aligned}
 32 &= \text{det.} \\
 32 &= \text{det.} \\
 d &= r + c \\
 e &= \frac{a + p}{\pi} \quad \text{use}
 \end{aligned}$$



Thank You

