




CS305: Computer Architecture


Caches-II

https://www.cse.iitb.ac.in/~biswa/courses/CS305/main.html

Accessing a cache




Bytes to blocks (lines)




Typical line size: 64 to 128 Bytes
Computer Architecture

A bit deeper: 1024 lines each of 32B




A bit deeper: 1024 lines each of 32B




Line number (index): 10 bits

Byte offset (offset): 5 bits


Direct Mapped Cache



Direct Mapped in Action




Why not this?




Go through Figure 5.9 of P&H and walk-through the example


What if we have multiple ways?




2-way associative in action




4-way associative: Just a better picture



Extreme: One cache, one set



A bit different way



Baker Street: Cache Index ©

221b: Tag bits ©

Sherlock Holmes: Byte offset © ©

Knobs of interest

Line size, associativity, cache size

Tradeoff: latency, complexity, energy/power

Tips: Think about the extremes:

Line size = one byte or cache size

Associativity = one or #lines

Cache size = Goal oriented: latency/bandwidth or capacity

https://github.com/HewlettPackard/cacti/

Summary

1111111111 22222222233 Block Number 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 Memory


Set Number

Cache


block 12

can be placed

Fully Associative anywhere




(2-way) Set Associative anywhere in set 0



Direct Mapped only into block 4 $(12 \mod 4)$ $(12 \mod 8)$

Computer Architecture

Summary



Kösz