

RISC Design

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering, and
Dept. of Computer Science & Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@{ee, cse}.iitb.ac.in

EE-739: Processor Design @ IITB



Lecture 12 (09 February 2022)

CADSL

CISC

- 1. Limited memory
- 2. Slow memory
- 3. Programmability



ASIP ✓

ML

Signal Processing ✓
(DSP)

↓ ,

- RISC
- Simple instructions
 - Small no. of addressing modes
 - Simple encoding .
(Single instruction format)
Fixed length encoding .



1971 John Cocke : IBM?



$\frac{A/L}{\downarrow}$ ✓
 Memory ✓

✓ Register Addressing mode. ✓

Constants: $i++$, $i < 1000$
 $\underline{i = 100}$




- Base + Displacement }
- Base + Index }


Immediate address mode.

Instructions — ✓
 Simple, fixed length,
 $\underline{4B}$

Can facilitate to perform entire job
one go

Processing of an instruction





$\begin{matrix} S \\ a = 10 \\ b = 20 \\ r_1 = 100 \\ r_2 = 50 \\ r_3 = 70 \end{matrix}$	$\begin{matrix} S' \\ a = 10 \\ b = 20 \\ r_1 = 100 \\ r_2 = 50 \\ r_3 = 150 \end{matrix}$
$\Sigma g = r_1 + r_2$	

Controller
 ↑
Combinational Logic

Time
Program = $IC \times CPI \times T$
 $IC \times 1 \times T$
 ↑ fix


3 GHz
 $T = 330 \text{ ps}$

Time & IC = .

$[S \rightarrow P \rightarrow P' \rightarrow P'' \rightarrow S']$



Single cycle implementation



1. Execution


1. Fetch instruction
2. Update PC & understand instruction
3. Execute instruction
4. Update the System state

Memory → programmer's register

HKT.

OT





32-bit

Overview of DLX ISA


- ❖ simple instructions, all 32 bits wide
- ❖ very structured, no unnecessary baggage
- ❖ only three instruction formats

✓ MIPS
RISC-V

32 Registers
56 bits

R	op	rs1	rs2	rd	funct	
I	op	rs1	rd	16 bit address/data		
J	op	26 bit address				


- ❖ rely on compiler to achieve performance



$$\cancel{2^6} = 64$$

Instruction Set


Register-Register Instructions



Arithmetic and Logical Instruction

- ADD Rd, Rs1, Rs2 $\text{Regs[Rd]} \leq \text{Reg[Rs1]} + \text{Reg[Rs2]}$
- SUB Rd, Rs1, Rs2 $\text{Regs[Rd]} \leq \text{Reg[Rs1]} - \text{Reg[Rs2]}$
- AND Rd, Rs1, Rs2 $\text{Regs[Rd]} \leq \text{Reg[Rs1]} \text{ and } \text{Reg[Rs2]}$
- OR Rd, Rs1, Rs2 $\text{Regs[Rd]} \leq \text{Reg[Rs1]} \text{ or } \text{Reg[Rs2]}$
- XOR Rd, Rs1, Rs2 $\text{Regs[Rd]} \leq \text{Reg[Rs1]} \text{ xor } \text{Reg[Rs2]}$
- SUB Rd, Rs1, Rs2 $\text{Regs[Rd]} \leq \text{Reg[Rs1]} - \text{Reg[Rs2]}$





DLX Instruction Set

Instruction	Description	Op.	Op. Codes
ADD Rd, Rs1, Rs2	$Rd \leftarrow Rs1 + Rs2$ (overflow – exception)	R	000_000 000_100
SUB Rd, Rs1, Rs2	$Rd \leftarrow Rs1 - Rs2$ (overflow – exception)	R	000_000 000_110
AND Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \text{ and } Rs2$	R	000_000/ 001_000
OR Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \text{ or } Rs2$	R	000_000/ 001_001
XOR Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \text{ xor } Rs2$	R	000_000/ 001_010
SLL Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \ll Rs2$ (logical) (5 lsb of Rs2 are significant)	R	000_000 001_100
SRL Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \gg Rs2$ (logical) (5 lsb of Rs2 are significant)	R	000_000 001_110
SRA Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \gg Rs2$ (arithmetic) (5 lsb of Rs2 are significant)	R	000_000 001_111

operator function



DLX Instruction Set

OPERATION			
ADDI Rd, Rs1, Imm	Rd \leftarrow Rs1 + Imm (sign extended) (overflow – exception)	I	010_100
SUBI Rd, Rs1, Imm	Rd \leftarrow Rs1 - Imm (sign extended) (overflow – exception)	I	010_110
ANDI Rd, Rs1, Imm	Rd \leftarrow Rs1 and Imm (zero extended)	I	011_000
ORI Rd, Rs1, Imm	Rd \leftarrow Rs1 or Imm(zero extended)	I	011_001
XORI Rd, Rs1, Imm	Rd \leftarrow Rs1 xor Imm(zero extended)	I	011_010
SLLI Rd, Rs1, Imm	Rd \leftarrow Rs1 << Imm (logical) (5 lsb of Imm are significant)	I	011_100
SRLI Rd, Rs1, Imm	Rd \leftarrow Rs1 >> Imm (logical) (5 lsb of Imm are significant)	I	011_110
SRAI Rd, Rs1, Imm	Rd \leftarrow Rs1 >> Imm (arithmetic) (5 lsb of Imm are significant)	I	011_111



DLX Instruction Set

LHI Rd, Imm	Rd(0:15) ← Imm Rd(16:32) ← hex0000 (Imm: 16 bit immediate)	I	011_011
NOP	Do nothing	R	000_000 000_000




Condition

$= =$
 $<$
 $>$
 \leq
 \geq
 \neq

✓
CC Register
Condition code / Status / Flag

Without CC:



09 Feb 2022

EE-739@IITB

13 CADSL

DLX Instruction Set

SEQ R₃, R₁, R₂

(R₁ == R₂) then

*R₃ = 1
else R₃ = 0*

<u>SEQ</u> Rd, Rs1, Rs2	Rs1 = Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_000
<u>SNE</u> Rd, Rs1, Rs2	Rs1 /= Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_010
<u>SLT</u> Rd, Rs1, Rs2	Rs1 < Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_100
<u>SLE</u> Rd, Rs1, Rs2	Rs1 <= Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_110
<u>SGT</u> Rd, Rs1, Rs2	Rs1 > Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 011_000
<u>SGE</u> Rd, Rs1, Rs2	Rs1 >= Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 011_010



DLX Instruction Set

SEQI Rd, Rs1, Imm <i>—</i>	Rs1 = Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000 (Imm: Sign extended 16 bit immediate)	I	100_000
SNEI Rd, Rs1, Imm <i>—</i>	Rs1 /= Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	100_010
SLTI Rd, Rs1, Imm <i>—</i>	Rs1 < Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	100_100
SLEI Rd, Rs1, Imm	Rs1 <= Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	100_110
SGTI Rd, Rs1, Imm	Rs1 > Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	101_000
SGEI Rd, Rs1, Imm	Rs1 >= Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	101_010




CONTROL FLOW CHANGE

DLX Instruction Set

BEQZ Rs, Label	$Rs = 0: PC \leftarrow PC + 4 + \text{Label}$ $Rs \neq 0: PC \leftarrow PC + 4$ (Label: Sign extended 16 bit immediate)	I	010_000
BNEZ Rs, Label	$Rs \neq 0: PC \leftarrow PC + 4 + \text{Label}$ $Rs = 0: PC \leftarrow PC + 4$	I	010_001
J Label	$PC \leftarrow PC + 4 + \text{sign_extd(imm26)}$	J	001_100
JAL Label	$R31 \leftarrow PC + 4$ $PC \leftarrow PC + 4 + \text{sign_extd(imm26)}$	J	001_100
JAL Label	$R31 \leftarrow PC + 4$ $PC \leftarrow PC + 4 + \text{sign_extd(imm26)}$	J	001_101
JR Rs	$PC \leftarrow Rs$	I	001_110
JALR Rs	$R31 \leftarrow PC + 4$ $PC \leftarrow Rs$	I	001_111

ret





if $S_{PC} = 0$

$$PC = PC + 4 + \frac{100 \times 4}{4}$$

w.r.t to next instruction ✓

else

$$PC = PC + 4 .$$



JAL

Label.

J T OPERATION

label.

✓

Imm 26

main {

100: fnL(); ✓
104 → }
500 fnL();

✓ JAL: 500 ;

Store the return. address

R31.

✓

automatically

JR R31

JR. R31



09 Feb 2022

EE-739@IITB

18 CADSL

main()

100
104 → for() → JAL - loc¹ → R31=104.
:
3
loc¹ → fn1()
:
..
500 fn2() JAL - loc2 (R31=504).
504
:
i ←
loc - fn2()
}

Store R31.
Somewhere else
before rewritten by
another function
call.



DLX Instruction Set

$A(i)$



✓

LW Rd, Rs2 (Rs1)	$Rd \leftarrow M(Rs1 + Rs2)$ (word aligned address)	R	000_000 100_000
SW Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd$	R	000_000 101_000
LH Rd, Rs2 (Rs1)	$Rd(16:31) \leftarrow M(Rs1 + Rs2)$ (Rd sign extended to 32 bit)	R	000_000 100_001
SH Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd(16:31)$	R	000_000 101_001
LB Rd, Rs2 (Rs1)	$Rd(24:31) \leftarrow M(Rs1 + Rs2)$ (Rd sign extended to 32 bit)	R	000_000 101_010
SB Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd(24:31)$	R	000_000 101_010



DLX Instruction Set

A

B+D $LWI \quad R_2, 40(R_1)$ $R_2 \leftarrow M[R_1 + 40]$

<u>LWI Rd, Imm (Rs)</u>	$Rd \leftarrow M(Rs + Imm)$ (Imm: sign extended 16 bit) (word aligned address)	I	000_100
SWI Imm(Rs), Rd	$M(Rs + Imm) \leftarrow Rd$	I	001_000
LHI Rd, Imm (Rs)	$Rd(16:31) \leftarrow M(Rs + Imm)$ (Rd sign extended to 32 bit)	I	000_101
SHI Imm(Rs), Rd	$M(Rs1 + Rs2) \leftarrow Rd(16:31)$	I	001_001
LBI Rd, Imm (Rs)	$Rd(24:31) \leftarrow M(Rs + Imm)$ (Rd sign extended to 32 bit)	I	000_110
SBI Imm(Rs), Rd	$M(Rs + Imm) \leftarrow Rd(24:31)$	I	001_010

✓

Add . R1, R2, #0n

$R2 = R1 + #n$



R0 — $\underline{\text{R31}}$ ↗ return address
 (Link register)
 $\text{JAL } \# -$

$i > 0$
 $i == 0$
 for ($i = n$; $(i > 0)$; $i \leftarrow$)
 \rightarrow [check against $\underline{\underline{0}}$] ✓ $\boxed{\text{R0} = 0}$ — Read only
 $R_2 \leftarrow R_2$
 $\boxed{\text{Add } R_2, R_1, R_0}$



Example Instruction Set: MIPS Subset

MIN

MIPS Instruction – Subset

❖ Arithmetic and Logical Instructions

➤ add, sub, or, and, slt

← R

✓
R-R

❖ Memory reference Instructions

➤ lw, sw

← B+D

✓
T

❖ Branch

➤ beq, j

J



Thank You



09 Feb 2022

EE-739@IITB

24

CADSL