

# Arithmetic Circuits

---

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Computer Science & Engineering, and

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.cse.iitb.ac.in/~viren/>

E-mail: viren@{cse, ee}.iitb.ac.in

*CS-230: Digital Logic Design & Computer Architecture*

---



Lecture 12 (01 February 2022)

**CADSL**


Logical expression




Minimization

COST  
# switches

DELAY



$\min \left( \begin{array}{c} \# \text{ no. of product terms} \\ \hline \end{array} \right)$  Multi-level  
exp.




# Multiple-Level Optimization

---



- Multiple-level circuits are circuits that have more than two level (plus input and/or output inverters)
- For a given function, multiple-level circuits can have reduced gate input cost compared to two-level (SOP and POS) circuits
- Multiple-level optimization is performed by applying transformations to circuits represented by equations while evaluating cost



# Transformations

---

- Factoring - finding a factored form from SOP or POS expression  $a + \overline{a}b = a + b$
- ✓ – Algebraic - No use of axioms specific to Boolean algebra such as complements or idempotence
- ✓ – Boolean - Uses axioms unique to Boolean algebra
- Decomposition - expression of a function as a set of new functions



# Transformations (continued)

---

- Substitution of G into F - expression function F as a function of G and some or all of its original variables
- Extraction - decomposition applied to multiple functions simultaneously



# Transformation Examples

## Algebraic Factoring

$$F = \bar{A} \cdot \bar{C} \cdot \bar{D} + \bar{A} \cdot B \cdot \bar{C} + A \cdot B \cdot C + A \cdot C \cdot \bar{D}$$

– Factoring:

$$F = \bar{A} \cdot (\bar{C} \cdot \bar{D} + B \cdot \bar{C}) + A \cdot (B \cdot C + C \cdot \bar{D})$$

– Factoring again:

$$F = \bar{A} \cdot \bar{C} \cdot (B + \bar{D}) + A \cdot C \cdot (B + \bar{D})$$

– Factoring again:

$$F = (\bar{A} \cdot \bar{C} + A \cdot C) \cdot (B + \bar{D})$$

12+4

G = 16 ✓

G = 16 ✓

G = 12


8+2+2

G = 10 ✓

6+2+2



$(\bar{A} \bar{C} + \bar{B} \bar{D})$



10  
162

Cost

1.



# Transformation Examples

- Decomposition

$$(A'C + AC) LB2D$$

–  $F = A'C'D' + A'BC' + ABC + ACD'$   $G = 16$

– The terms  $A'C' + AC$  and  $B + D'$  can be defined as new functions  $H$  and  $E$  respectively, decomposing

$$F = (A'C' + AC)(B + D')$$

$$F = H E, H = A'C' + AC, E = B + D' \quad G = 10$$

- This series of transformations has reduced  $G$  from 16 to 10, a substantial savings.
- The resulting circuit has three levels plus input  $\bar{B}$  inverters.



# Transformation Examples

- Substitution of E into F


- Returning to F just before the final factoring step:

$$F = \bar{A} \bar{C} (B + \bar{D}) + AC (B + \bar{D}) \quad G = 12$$

- Defining  $E = B + \bar{D}$ , and substituting in F:

$$F = \bar{A} \bar{C} E + AC E \quad G = 10$$

- This substitution has resulted in the same cost as the decomposition



# Transformation Examples



01 Feb 2022

CS-230@IITB

10

**CADSL**

# Summary

---

- Multi-level Optimization ✓
  - Transformations
- {
- Factoring - find a factored form from SOP or POS expression
  - Decomposition - express a function as a set of new functions
  - Substitution - express function F as a function of G and some or all of its original variables



# Arithmetic

## Circuits:

### Adders

TJH KPF

2 input ~  
Adder  
↓  
HA

3 input ~  
Adder  
↓  
FA  
=



# Half-Adder Adds two Bits



*“half” because it has no carry input*

---

- Adding two bits:

a	b	$a + b$
0	0	00
0	1	01
1	0	01
1	1	10

carry      sum



# Full Adder: Include Carry Input



a	b	c	$s = a + b + c$	
			Decimal value	Binary value
0	0	0	0	00
0	0	1	1	01
0	1	0	1	01
0	1	1	2	10
1	0	0	1	01
1	0	1	2	10
1	1	0	2	10
1	1	1	3	11



# Full-Adder Adds Three Bits


$$4+2+2 = 8$$

14




OR  $\propto N$   
AND  $\propto N$   
XOR  $\propto 2N$

# 32-bit Ripple-Carry Adder



# 4-bit Ripple-Carry Binary Adder

- A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



# How Fast is Ripple-Carry Adder?

---

- Longest delay path (critical path) runs from  $(a_0, b_0)$  to  $\text{sum31/C32}$

- Suppose delay of full-adder is 100ps

- Critical path delay = 3,200ps

       = 3.2 ns

       3.2 x 10<sup>-9</sup>

- Must use more efficient ways to handle carry




# Carry Propagation & Delay

OR · A N  
ANDAN

- Propagation delay:
    - Carry must ripple from LSB to MSB.
  - The gate-level propagation path for a 4-bit ripple carry adder of the last example:

$$\text{XOR} \propto 2N^2$$



# Carry Propagation & Delay

$$\begin{aligned} & \text{32 bits} \\ & = 4 \times 1 + 6 \times 3 \quad \text{---} \\ & = 8 + 12 \quad = 132 \quad \checkmark \end{aligned}$$

~~10 ps~~

$$\begin{aligned} & = 1320 \text{ ps} \quad = 1.32 \text{ ns} \\ & = \frac{1}{1.32 \times 10^9} = \end{aligned}$$



# Carry Propagation & Delay

---



01 Feb 2022

CS-230@IITB

21

**CADSL**

# Ripple Carry Adder

- Easy to create
  - Good hierarchy
  - Tileable structures
- Small hardware

• Slow!

- Design is limited by the delays in propagating carry through all of the bitwise additions
- The output bit at position  $\underline{m}$  is not valid until after the carry out of the  $\underline{m-1}$  position is ready

$$32 \text{ FA} = 18 \text{ FA}$$

$$= \lceil \frac{8 + 4 \times (n-1)}{2} \rceil \times n$$



# Thank You

