




CS305: Computer Architecture

Caches: The Virtual World

https://www.cse.iitb.ac.in/~biswa/courses/CS305/main.html


Virtual World




Printf ("%d", &a);

Virtual address
Computer Architecture

Virtual Memory




Page Table




Page Table Walk cr3 39 38 30 29 Page offset 0 Physical page frame number

Can We Cache Translations too?



Translation Look-aside Buffers (TLBs)


The Processor Pipeline with the TLBs




TLB miss? Page Fault? Protection violation?

TLB miss? Page Fault? Protection violation?

Memory Hierarchy with the TLBs




A bit Deeper




Computer Architecture

Caches: Virtual or Physical



10

Synonym Problem



Two virtual pages share one physical page


Virtual cache can have two copies of same physical data. Writes to one copy not visible to reads of other!

General Solution: Prevent aliases coexisting in cache

Software (i.e., OS) solution for direct-mapped cache

Computer Architecture

Homonym Problem




One virtual page maps to two physical pages

Tag may not uniquely identify cache data
Solution: Add ASID with tag
Or
Physical tags
Or
Flush on context switch
Computer Architecture

VIPT Caches


 If C≤(page_size × associativity), the cache index bits come only from page offset (same in VA and PA)

 If both cache and TLB are on chip: index both arrays concurrently using VA bits, check cache tag (physical) against



What if? Think about PIPT, VIPT, PIVT, and VIVT

- If C>(page_size × associativity), the cache index bits include VPN ⇒ Synonyms can cause problems
 - O The same physical address can exist in two locations



Summary

• VIVT (Virtual cache): Fastest, Synonyms, Homonyms,

• VIPT: Good enough, No Homonyms, mostly in L1 caches

• PIVT: ??

• PIPT (Physical cache): You know it

Real Caches

https://en.wikichip.org/wiki/intel/microarchitectures/sunny cove

Bohoma Istuti