

AN1417: MBR Application Note

Version 0.1 April 2023

Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these terms with inclusive language wherever possible. For more information, visit www.silabs.com/about-us/inclusive-lexicon-project.



Table of Contents

| 1 | Introduction | 3 | |
|---|-------------------------------------|----|--|
| | 2 The Utility | | |
| | Programming the MBR | | |
| | 3.1 Prerequisites | | |
| | 3.2 Binary Files | | |
| | 3.3 Flashing Procedure | 6 | |
| | 3.3.1 Flashing the Common Flash MBR | 6 | |
| | 3.3.2 Flashing the Dual Flash MBR | 7 | |
| 4 | Revision History | 10 | |



1 Introduction

The SiWx917SoC offers an option to the customers to mount recommended flash parts externally. For this option, the flash needs intelligence to understand the processor.

Master Boot Record (MBR), the intelligence for the flash to understand the processor. The MBR should be loaded into the flash and a utility is designed for the purpose.

This document describes the usage of the utility that writes the MBR to the flash.

Note: For the recommended flash options, please refer to the datasheet.

Available SoC Variants:

- Common flash (Shared between M4 and TA) 4 MB/8 MB
- Dual flash (Dedicated flash for M4 and TA) 4 MB/8 MB/16 MB
- External Flash (Shared between M4 and TA) 4 MB/8 MB/16 MB

When the SoC is shipped out of the factory, it will have a Common flash MBR. MCU Flash can be mounted on pins 46-51 or 52-57.




Figure 1.1: Common Flash Block Diagram






Figure 1.2: Dual Flash Block Diagram

2 The Utility

The utility is designed to flash the MBRs in all the available SiWx917SoC variants depending on the need. This utility has an intelligence to make sure that the calibration data is intact and is not affected.

It is advised to flash the MBRs only once and refrain from re-flashing. Every variant has a unique MBR and will be provided for by Silicon Labs.

- Common Flash: The utility can rewrite the common flash MBR if needed.
- **Dual Flash:** When there is an external flash, this utility writes the TA MBR in the stacked flash and M4 MBR in the external flash. On boot-up, the bootloader reads the TA MBR and gets the information on where to switch next along with the M4 application start address. The utility would also need to configure on which pin the external flash has been mounted. TA MBR must be written with the respective pin set and thereafter writes the M4 MBR.
- External Flash Only: There is one more option that may be available where a complete external flash would be used. This would be common between the TA and M4.

In this case, the utility would be used to configure the pin of the external flash, copy the calibration data to the external flash, and write the MBR.






Figure 2.3: External Common Flash Block Diagram

3 Programming the MBR

An application (Utility 0.1) is developed that flashes the MBR in the SiWx917SoC module. This application runs from RAM and writes the MBR to the respective locations.

3.1 Prerequisites

- SEGGER J-Link Commander tool running in a Windows PC
- The respective MBRs
- The application binary, which flashes the MBRs.

3.2 Binary Files

Please contact Silicon Labs support for the latest Binary files.

| Type of MBR | Comments |
|---|---|
| Common Flash MBR | A single binary file will be provided. Running this bin once will flash both TA and M4 MBR. |
| Dual Flash MBR (External Flash pin set 52 to 57) | Two binary files will be available. One for TA and One for M4. The names of the files will be self-explanatory. |
| Dual Flash MBR (External Flash pin set 46 to 51) | Two binary files will be available. One for TA and One for M4. The names of the files will be self-explanatory. |
| Common External flash only option (External flash pin set 46 to 51) | Single Binary file will be available for converting Primary flash to external flash. |

Table 3.1: Binary Files




Note:

We have plans to support XMC and Macronix flashes in the future. If you are planning to use a different flash configuration, get in touch with Silicon Labs to get the schematics as well as part number support reviewed.

3.3 Flashing Procedure

Get the Hardware and Software ready.

- Connect the board to the PC. Open the SEGGER J-Link Commander software.
 - a. Type "connect" and press Enter key.
 - b. Choose all the Default options. If the device/ core is "Si917", it asks for device selection. Select "Cortex-M4"



2. Relaunch the J-Link commander, Power cycle the board, and "connect" again. Select all the Default options. Now, the device name will be displayed as "Cortex-M4"

3.3.1 Flashing the Common Flash MBR

- 1. Load the given bin file in the address 0x00. "O.K" print will be displayed on successful loading. If the loading fails, repeat this step.
 - Syntax:- loadfile <path\filename> <Addr>
 - Example:- loadfile C:\Users\chswaroo\Downloads\Common_flash_MBR.bin 0x00
- 2. Verify that the bin file loaded. A "Verify successful" print will be displayed on successful verification. If you see a verification failure, repeat this step.
 - o Syntax:- verifybin <path\filename> <Addr>
 - Example:- verifybin C:\Users\chswaroo\Downloads\Common flash MBR.bin 0x00
- 3. Issue the following commands in sequence:

 - a. wreg "R13 (SP)" 0x00020c00b. wreg "R15 (PC)" 0x00000249
 - c. w4 0xE000ED08 0x00
 - d. qo

C.

- 4. Read the 0x400000 location.
 - o mem32 0x400000 1
- 5. Read the 0x22000400 location. It should contain something like "00001xxx". If you do not find the values mentioned, issue the "reset" command and repeat the steps from step 3.
 - mem32 0x22000400,1



Note:

- After step 1 and step 4, a 10-second timeout is recommended.
- The SP and PC values in step 5 are specific to these binary files. It may change if you have any other bin.
- After the above steps are done, reset the board, create a new common flash "Blinky SoC" example, and flash it.

Sample Log for Common Flash:

J-Link>loadfile C:\Users\chswaroo\Downloads\Moen.bin 0x00

'loadfile': Performing implicit reset & halt of MCU.

Reset: Halt core after reset via DEMCR.VC_CORERESET.

Reset: Reset device via AIRCR.SYSRESETREQ.

Downloading file [C:\Users\chswaroo\Downloads\Moen.bin]...

O.K.

J-Link>VerifyBin C:\Users\chswaroo\Downloads\Moen.bin 0x00 Loading binary file C:\Users\chswaroo\Downloads\Moen.bin Reading 37780 bytes data from target memory @ 0x00000000. Verify successful.

J-Link>wreg "R13 (SP)" 0x00020c00 R13 (SP) = 0x00020C00 J-Link>wreg "R15 (PC)" 0x00000249 R15 (PC) = 0x00000249 J-Link>w4 0xE000ED08 0x00 Writing 00000000 -> E000ED08 J-Link>go

J-Link>mem32 400000 1 00400000 = **00087C9C**

J-Link>mem32 0x22000400,1 22000400 = 000010F0

3.3.2 Flashing the Dual Flash MBR

First, load the TA MBR file:

Load TA MBR:

- 1. Load the given bin file in the address 0x00. "O.K" print will be displayed on successful loading. If the loading fails, repeat this step.
 - Syntax:- loadfile <path\filename> <Addr>
 - Example: loadfile C:\917CCP\cases\Moen\DualFlashMBR\TA_mbr.bin 0x00
- 2. Verify that the bin file loaded. A "Verify successful" print will be displayed on successful verification. If you see a verification failure, repeat this step
 - Syntax:- verifybin <path\filename> <Addr>
 - Example: VerifyBin C:\917CCP\cases\Moen\DualFlashMBR\TA_mbr.bin 0x00
- 3. Issue the following commands in sequence:



- a. wreg "R13 (SP)" 0x00020c00
- b. wreg "R15 (PC)" 0x00000249
- c. w4 0xE000ED08 0x00
- d. go
- 4. Read the 0x400000 location.
 - mem32 0x400000 1
- 5. Read the 0x22000400 location. It should contain "000010F0" or something like "000010xx". If you do not find the values mentioned, issue the "reset" command and repeat the steps from step 3.
 - mem32 0x22000400,1

Next, load the M4 MBR:

Load M4 MBR:

- 1. Syntax:- loadfile <path\filename> <Addr>
 - Example: loadfile C:\917CCP\cases\Moen\DualFlashMBR\M4_mbr.bin 0x00
- 2. Verify that the bin file loaded. A "Verify successful" print will be displayed on successful verification. If you see a verification failure, repeat this step
 - Syntax:- verifybin <path\filename> <Addr>
 - Example: VerifyBin C:\917CCP\cases\Moen\DualFlashMBRM4_mbr.bin 0x00
- 3. Issue the following commands in sequence:
 - a. wreg "R13 (SP)" 0x00020c00
 - b. wreg "R15 (PC)" 0x00000249
 - c. w4 0xE000ED08 0x00
 - d. go
- 4. Read the 0x400000 location.
 - mem32 0x400000 1
- 5. Read the 0x22000400 location. It should contain **something like "000010xx".** If you do not find the values mentioned, issue the "**reset**" command and repeat the steps from **step 3**.
 - mem32 0x22000400,1

Note:

- After steps 1 and 4, a 10-second timeout is recommended.
- The SP and PC values in step 5 are specific to these binary files. It may change if you have any other bin.
- After the above steps are done, reset the board, create a new common flash "Blinky SoC" example, and flash it.

Sample Log for Dual Flash:

Just attaching my log for your reference.

J-Link>loadfile C:\917CCP\cases\Moen\DualFlashMBR\TA_mbr.bin

0x00

'loadfile': Performing implicit reset & halt of MCU.

Reset: Halt core after reset via DEMCR.VC CORERESET.

Reset: Reset device via AIRCR.SYSRESETREQ.

Downloading file

[C:\917CCP\cases\Moen\DualFlashMBR\TA mbr.bin]...

O.K.

J-

Link>VerifyBin C:\917CCP\cases\Moen\DualFlashMBR\TA_mbr.bin 0x00



Loading binary file C:\917CCP\cases\Moen\DualFlashMBR\TA mbr.bin

Reading 37720 bytes data from target memory @ 0x00000000. Verify successful.

J-Link>wreg "R13 (SP)" 0x00020c00 R13 (SP) = 0x00020C00 J-Link>wreg "R15 (PC)" 0x00000249 R15 (PC) = 0x00000249 J-Link>w4 0xE000ED08 0x00 Writing 00000000 -> E000ED08 J-Link>go

J-Link>mem32 0x400000 1 00400000 = 00084A9C

J-Link>mem32 0x22000400,1 22000400 = 000001AC

J-Link>loadfile C:\917CCP\cases\Moen\DualFlashMBR\M4_mbr.bin 0x00

'loadfile': Performing implicit reset & halt of MCU.

Reset: Halt core after reset via DEMCR.VC_CORERESET.

Reset: Reset device via AIRCR.SYSRESETREQ.

Downloading file

 $\label{lem:converse} \begin{tabular}{ll} $[C:\917CCP\cases\Moen\DualFlashMBR\M4_mbr.bin]... \end{tabular}$

O.K.

J-

 $\label{link-VerifyBin C:} Link-VerifyBin C:\\ 917CCP\\ cases\\ Moen\\ DualFlashMBR\\ M4_mbr.bin 0x00$

Loading binary file

Reading 37540 bytes data from target memory @ 0x00000000.

Verify successful.

J-Link>wreg "R13 (SP)" 0x00020c00 R13 (SP) = 0x00020C00 J-Link>wreg "R15 (PC)" 0x00000249 R15 (PC) = 0x00000249 J-Link>w4 0xE000ED08 0x00 Writing 00000000 -> E000ED08 J-Link>go


J-Link>mem32 0x400000 1 00400000 = 00081E9C

J-Link>mem32 0x22000400,1 22000400 = 00001032



4 Revision History

| Revision No | Version No | Date | Changes |
|-------------|------------|------------|-----------------|
| 1 | 0.1 | April 2023 | Initial version |





IoT Portfolio
www.silabs.com/IoT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support & Community www.silabs.com/community

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such unauthorized applications. Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these terms with inclusive language wher

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals®, WiSeConnect, n-Link, ThreadArch®, EZLink®, EZRadio®, EZRadio®, EZRadio®, Gecko®, Gecko OS, Gecko OS Studio, Precision32®, Simplicity Studio®, Telegesis, the Telegesis Logo®, USBX press®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA