

Unit-2

Combinational logic and Sequential logic circuits:

Introduction to combinational logic circuits, Half/Full adders, subtractors, Parallel adders/subtractors, Binary comparators, Decoders, encoders, multiplexers.

Basic bistable elements, SR flipflop, D flipflop, JK flipflop, T flipflop, Master slave JK flipflop, characteristic equations, conversion of flipflops.

* Half Adder

Half adders adds two one-bit numbers and produce two outputs sum and carry.




fig: Block diagram


A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

fig: truthtable.

$$\text{Sum} = \bar{A}\bar{B} + \bar{A}B = A \oplus B$$


$$\text{carry} = AB$$

∴ Implementation.



* Full adder

Full adder is a combinational logic circuit that performs addition of three single bit numbers.



$A, B, Cin \Rightarrow$ Inputs
 $Cin \Rightarrow$ Carry of previous stage.

$S \Rightarrow$ sum is LSB

$Cout \Rightarrow$ carry is MSB

* Full adder is used in computer ALU to perform arithmetic operations.

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Sum	
A	B
00	01
01	10
10	11
11	00

$$\begin{aligned}
 S &= \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} \\
 &= C_{in}(AB + \bar{A}\bar{B}) + \bar{C}_{in}(\bar{A}B + A\bar{B}) \\
 &= C_{in}(A \oplus B) + \bar{C}_{in}(A \oplus B) \\
 S &= A \oplus B \oplus C_{in}
 \end{aligned}$$

fig: truth table.

$$Cout = BC_{in} + AB + AC_{in}$$

Cout	
BCin	
00	01
0	0
1	1



* Full adder using half adders:-


We have,

$$S = A \oplus B \oplus C_{in}$$

Consider the truth table,

$$Cout = \bar{A}BC_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in}$$

$$\begin{aligned}
 Cout &= AB(C_{in} + \bar{C}_{in}) + \bar{C}_{in}(\bar{A}B + A\bar{B}) \\
 &= AB + \bar{C}_{in}(A \oplus B)
 \end{aligned}$$



$$\begin{aligned}
 Cout &= AB + \bar{C}_{in}(\bar{A}B + A\bar{B}) \\
 &= B(A + \bar{A}C_{in}) + A\bar{B}C_{in}
 \end{aligned}$$

$$B(\bar{A} + \bar{A})(A + C_{in}) + A\bar{B}C_{in}$$

$$AB + B\bar{C}_{in} + A\bar{B}C_{in}$$

$$B\bar{C}_{in} + A(B + \bar{B}C_{in})$$

$$B\bar{C}_{in} + A(B + \bar{B})(B + C_{in})$$


$$Cout = \underline{\underline{B\bar{C}_{in} + AB + AC_{in}}}$$

4-bit parallel adder / ripple carry adder

* Multiple bit adders can be configured by cascading full adders.

* Four full adders can be cascaded to configure a

4-bit adder. The arrangement is as shown.



* The arrangement is called parallel adder since all the input bits are applied at the same time to the circuit.

* Firstly, the full adder A adds two bits A₀ and B₀ along with the carry Cin to generate the sum S₀ (the first bit of output sum) and the carry C₀ which is connected to the next adder in chain.

* Next, the full adder B uses this carry bit C₀ to add with the input bits A₁ & B₁ to generate sum S₁ (the second bit of the output sum) and the carry C₁ which is further connected to the next adder in chain and so on.

* The process continues till the last full adder D uses carry bit C₂ to add with inputs A₃ & B₃ to generate the last bit of the output S₃ along with last carry out C₃.


* Hence in parallel adder output do not appear at the same time. The correct carry input to the n^{th} stage will only appear after the addition is completed in all previous (n-1) stage.

* The carry output of each stage will appear only after the propagation delay associated with that stage.

* The carry thus ripples through each stage and hence this adder is referred to as a ripple carry adder.


* Half Subtractor:-

A Half subtractor subtracts one binary bit from another and generates the difference and the borrow outputs.




$$\therefore D = \bar{A}B + A\bar{B} = A \oplus B$$

$$B_0 = \bar{A}B$$



* Full Subtractor:-

A full subtractor is a combinational circuit that performs subtraction of two bits, one is minuend and other is subtrahend, taking into account borrow of the previous adjacent lower minuend bit. The circuit has 3 inputs and 2 outputs.



	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$D = \bar{A}\bar{B}B_{in} + \bar{A}B\bar{B}_{in} + A\bar{B}B_{in} +$$

$$AB\bar{B}_{in}$$

$$= B_{in}(\bar{A}\bar{B} + A\bar{B}) + B_{in}(\bar{A}B + AB)$$


$$= A \oplus B \oplus B_{in}$$

	A	B	B _{in}	D	B _{out}
000	0	0	0	0	0
001	0	0	1	1	0
010	0	1	0	1	0
011	0	1	1	0	1
100	1	0	0	1	0
101	1	0	1	0	1
110	1	1	0	0	1
111	1	1	1	1	1


(3)

Bout		Bout = $\bar{A}B_{bin} + \bar{A}B + B\bar{B}_{bin}$							
A	B	00	01	11	10	00	01	11	10
0	0	0	1	1	1	0	0	1	1
1	0	0	0	1	0	1	0	0	0

A B Bin




* 4 bit parallel subtractor / ripple subtractor



* These cascaded forms are also ripple subtractors and the difference outputs do not appear simultaneously with the application of inputs. The output at any stage will be valid only after the borrow of the previous stage has been generated.

* We know that generally subtraction is performed using 2's complement method. This concept is used to alter the inputs of the n-bit full adder to perform subtraction




* The inverter (NOT gate) is used to obtain 1's complement of the subtrahend (B) and the carry at bit position 0; C_0 is set to 1 in order to add 1 to the 1's complement to obtain 2's complement. This is further added to A to carry out the arithmetic subtraction.

* The process continues till the last full adder uses the carry bit to add with its input and 2's complement of B to generate last bit of output S_3 along with carry bit C_4 .

* If carry generated ($C_4 = 1$) then ignore carry and result will be difference b/w $a & b$ (ie $a \geq b$ & $a \neq b$ case).

* If no carry generated ($C_4 = 0$) then difference is 2's complement of the result with negative sign.


4-bit Parallel Adder/Subtractor



* In digital circuits, a binary adder/subtractor is capable of performing both addition and subtraction of binary numbers in one circuit itself.

* The operation is performed depending on the binary value the control signal holds. It is one of the components of ALU.

* The Exclusive OR gate (EXOR) can be used as true complement gate.



control i/p	Y
0 0	0
0 1	1
1 0	1
1 1	0



- When the mode input (M) is at a low logic, ie '0', the circuit acts as an adder and when the mode input is at a high logic ie '1', the circuit acts as a subtractor.
- * The XOR gate connected in series receives input M and one of the inputs B .
 - * When M is at logic low, $B \oplus 0 = B$. The full adders receive the value of B , the input carry is 0, and circuit performs A plus B .
 - * When M is at logic high, the B inputs are complemented, and a '1' is added through the input carry. The circuit performs the operation A plus the 2's complement of B .

Eg:- If $M=0$; $A=0010$, $B=0100$

$$C=0 \quad \therefore S = 0010 + 0100 \\ \underline{0100} \\ \underline{\underline{0110}}$$

If $M=1$, then performs subtraction by 2's complement method.

$$\therefore \begin{array}{r} 1011 \\ - 1100 \\ \hline \end{array} \quad 0010 + \begin{array}{r} 1100 \\ - 1110 \\ \hline \end{array} \quad C_4 = 0.$$



* Binary Comparators: -

Comparators are designed to compare the magnitude of two binary numbers and indicate whether one is greater than, less than or equal to other.

One-bit comparator:

One-bit comparators compare two one-bit numbers A and B and produce three outputs $A=B$, $A>B$ and $A<B$.

<u>Inputs</u>	<u>Outputs</u>		
A	B	$A=B$	$A>B$
			$A<B$
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	0

∴ OLP equations are


$$A=B : \overline{A}\overline{B} + AB$$

$$A>B = \overline{A}\overline{B}$$

$$A<B = \overline{A}B$$


truth table

∴ The implementation / logic circuit is.



2-bit comparator:

A two-bit comparator will accept 2 two-bit numbers and generates 3 outputs.



Truth table for 2-bit comparator

cell no	A		B		A=B	A>B	A<B
	a ₁	a ₀	b ₁	b ₀	x	y	z
0	0	0	0	0	1	0	0
1	0	0	0	1	0	0	1
2	0	0	1	0	0	0	1
3	0	0	1	1	0	0	1
4	0	1	0	0	0	1	0
5	0	1	0	1	1	0	0
6	0	1	1	0	0	0	1
7	0	1	1	1	0	0	1
8	1	0	0	0	0	1	0
9	1	0	0	1	0	1	0
10	1	0	1	0	1	0	0
11	1	0	1	1	0	0	1
12	1	1	0	0	0	1	0
13	1	1	0	1	0	1	0
14	1	1	1	0	0	1	0
15	1	1	1	1	1	0	0

$$\therefore A=B = f(a_1, a_0, b_1, b_0) = \sum (0, 5, 10, 15)$$

$$A>B = f(a_1, a_0, b_1, b_0) = \sum (4, 8, 9, 12, 13, 14)$$

$$A<B = \sum (1, 2, 3, 6, 7, 11)$$

Using K map:

		b ₁ , b ₀	
		00	01
a ₁ , a ₀	00	1	0
	01	0	1
a ₁ , a ₀	11	0	1
	10	0	0

$$f = \overline{a}_1 \overline{a}_0 \overline{b}_1 \overline{b}_0 + \overline{a}_1 a_0 \overline{b}_1 b_0 + a_1 a_0 b_1 \overline{b}_0 + a_1 \overline{a}_0 b_1 \overline{b}_0$$

$$\therefore f = \overline{a}_1 \overline{b}_1 (\overline{a}_0 \overline{b}_0 + a_0 b_0) + a_1 b_1 (a_0 b_0 + \overline{a}_0 \overline{b}_0)$$

$$= (\overline{a}_0 \overline{b}_0 + a_0 b_0) (a_1 b_1 + \overline{a}_1 \overline{b}_1)$$

$$= (\overline{a}_0 \oplus b_0) (\overline{a}_1 \oplus b_1)$$

A > B


		b ₁ , b ₀	
		00	01
a ₁ , a ₀	00	0	0
	01	1	0
a ₁ , a ₀	11	0	1
	10	1	1

$$f = a_1 \overline{b}_1 + a_0 \overline{b}_1 \overline{b}_0 + a_1 a_0 \overline{b}_0$$

		b ₁ , b ₀	
		00	01
a ₁ , a ₀	00	0	1
	01	0	1
a ₁ , a ₀	11	0	0
	10	0	0

$$f = \overline{a}_1 b_1 + \overline{a}_1 \overline{a}_0 b_0 + \overline{a}_0 b_1 b_0$$

Implementation



$$(d_3, d_2, d_1, d_0) \geq = (d_3, d_2, d_1, d_0)T = A = B$$

$$(d_3, d_2, d_1, d_0, p_3, p_2, p_1, p_0) \geq = (d_3, d_2, d_1, d_0, p_3, p_2, p_1, p_0)T = A \geq B$$

$$(d_3, d_2, d_1, d_0, p_3, p_2, p_1, p_0) \leq = (d_3, d_2, d_1, d_0, p_3, p_2, p_1, p_0)T = A \leq B$$

$$\begin{aligned} & \overline{d_3} \cdot d_2 \cdot d_1 \cdot d_0 \cdot p_3 \cdot p_2 \cdot p_1 \cdot p_0 + \overline{d_3} \cdot \overline{d_2} \cdot d_1 \cdot d_0 \cdot p_3 \cdot p_2 \cdot p_1 \cdot p_0 + \overline{d_3} \cdot d_2 \cdot \overline{d_1} \cdot d_0 \cdot p_3 \cdot p_2 \cdot p_1 \cdot p_0 \\ & + \overline{d_3} \cdot d_2 \cdot d_1 \cdot \overline{d_0} \cdot p_3 \cdot p_2 \cdot p_1 \cdot p_0 = T \end{aligned}$$

$$(\overline{d_3} \cdot \overline{d_2} + d_3 \cdot d_2) \cdot p_3 \cdot p_2 + (d_3 \cdot \overline{d_1} + \overline{d_3} \cdot d_1) \cdot p_1 \cdot p_0 = T$$

$$(\overline{d_3} \cdot \overline{d_2} + d_3 \cdot d_2) \cdot (\overline{d_3} \cdot \overline{d_2} + d_3 \cdot d_2) = T$$

$$(d_3 \oplus d_2) \cdot (\overline{d_3} \oplus \overline{d_2}) = T$$

A ≥ B							
d3	d2	d1	d0	p3	p2	p1	p0
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	0	0	1
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	1
1	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	1	0	0
1	1	1	0	0	1	1	1

A > B							
d3	d2	d1	d0	p3	p2	p1	p0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	1
1	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	1	0	0
1	1	1	0	0	1	1	1

$$\overline{d_3} \cdot d_2 \cdot d_1 \cdot d_0 + \overline{d_3} \cdot \overline{d_2} \cdot d_1 \cdot d_0 + d_3 \cdot \overline{d_2} \cdot \overline{d_1} \cdot d_0 = T$$

A < B							
d3	d2	d1	d0	p3	p2	p1	p0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	1
1	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	1	0	0
1	1	1	0	0	1	1	1



$$\overline{d_3} \cdot d_2 \cdot d_1 \cdot d_0 + \overline{d_3} \cdot \overline{d_2} \cdot d_1 \cdot d_0 + d_3 \cdot \overline{d_2} \cdot \overline{d_1} \cdot d_0 = T$$

* Multiplexers (MUX)

- * A MUX is a digital switch that has multiple inputs and single output. The select lines determine which input is connected to the output.

Or

A multiplexer places data at one of its 2^n input lines selected by an n-bit address, on its output line.



Note :-

MUX is also called as data selector


Multiplexer \rightarrow Multiplex means many into one

Enable input is also called as strobe input.

MUX types:


- ✓ 1. 2 to 1 MUX (1 select line)
- ✓ 2. 4 to 1 " (2 " "
- ✓ 3. 8 to 1 " (3 " "
- ✓ 4. 16 to 1 " (4 " "

* 2 to 1 MUX





S	Y
0	I0
1	I1

$$\therefore Y = I_0 \bar{S} + I_1 S$$



* 4 to 1 MUX



Functional table

E	a ₁	a ₀	d ₀	d ₁	d ₂	d ₃	f
0	X	X	X	X	X	X	0
1	0	0	0	X	X	X	0
1	0	0	1	X	X	X	1 {d ₀ }
1	0	1	X	0	X	X	0 {d ₁ }
1	0	1	X	1	X	X	1 {d ₁ }
1	1	0	X	X	0	X	0 {d ₂ }
1	1	0	X	X	1	X	1 {d ₂ }
1	1	1	X	X	X	0	0 {d ₃ }
1	1	1	X	X	X	1	1 {d ₃ }

When E = 0,
irrespective of i/p
f = 0


If E = 1; data at
the selected i/p appears
at the o/p.

Not required.


Condensed table

E	a ₁	a ₀	f
0	X	X	0
1	0	0	d ₀
1	0	1	d ₁
1	1	0	d ₂
1	1	1	d ₃

$$\therefore f = \bar{a}_1 \bar{a}_0 d_0 + \bar{a}_1 a_0 d_1 + a_1 \bar{a}_0 d_2 + a_1 a_0 d_3$$



8:1 MUX



a	b	c	f
0	0	0	d ₀
0	0	1	d ₁
0	1	0	d ₂
0	1	1	d ₃
1	0	0	d ₄
1	0	1	d ₅
1	1	0	d ₆
1	1	1	d ₇

Implement
(HW) using Gates

$$\therefore f = \bar{a} \bar{b} \bar{c} d_0 + \bar{a} \bar{b} c d_1 + \bar{a} b \bar{c} d_2 + \bar{a} b c d_3 + a \bar{b} \bar{c} d_4 + \\ a \bar{b} c d_5 + a b \bar{c} d_6 + a b c d_7$$


* Logic design using multiplexer :-

(7)

1. Implement $f(a, b, c) = \sum(0, 4, 5, 6)$ using 8 to 1 MUX.


a	b	c	f	
0	0	0	0	1
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

$$d_0 = d_5 = d_4 = d_6 = 1 \\ d_1 = d_2 = d_3 = d_7 = 0$$



2) $f(a, b, c) = \sum(0, 1, 2, 7)$ using 4:1 MUX.


a	b	c	f
0	0	0	1
0	0	1	1
<hr/>			
0	1	0	1
<hr/>			
0	1	1	0
<hr/>			
1	0	0	0
<hr/>			
1	0	1	0
<hr/>			
1	1	0	0
<hr/>			
1	1	1	1
<hr/>			



3) $f(a, b, c) = \sum(1, 4, 5, 7)$ using 4:1 MUX and using b and c as address lines | select lines.

a	b	c	f
0	0	0	0
0	0	1	1
<hr/>			
0	1	0	0
<hr/>			
0	1	1	0
<hr/>			
1	0	0	1
<hr/>			
1	0	1	1
<hr/>			
1	1	0	0
<hr/>			
1	1	1	1
<hr/>			

Rearrange			
a	b	c	f
0	0	0	0 } a
0	0	1	1 } a
<hr/>			
0	1	0	1 } b
<hr/>			
0	1	1	0 } b
<hr/>			
1	0	0	0 } c
<hr/>			
1	0	1	0 } c
<hr/>			
1	1	0	0 } c
<hr/>			
1	1	1	1 } c
<hr/>			



4) Implement the following function,


$$f(a, b, c, d) = \sum m(0, 1, 5, 6, 7, 9, 10, 15)$$

a) Using 8:1 MUX ; treat a, b, c as select lines

(b) Using 4:1 MUX ; treat a & b as select lines

a	b	c	d	f
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

(a) compare d with f ; a, b, c select lines



5) Implement the function $f(x, y, z) = \prod m(0, 2, 4, 5)$ using

i) 8:1 MUX


ii) 4:1 MUX by considering x and z as select lines.

x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


ii) x z select lines.

x	z	y	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

i) 8:1 MUX



ii) 4:1 MUX



⑥ Implement $u = a + b\bar{c}$ using 4:1 MUX

Converting into SOP,

$$u = a + b\bar{c}$$


$$= a(b + \bar{b})(c + \bar{c}) + b\bar{c}(a + \bar{a})$$

$$= abc + ab\bar{c} + a\bar{b}c + a\bar{b}\bar{c} + ab\bar{c} + \bar{a}b\bar{c}$$

$$= a\bar{b}\bar{c} + a\bar{b}c + a\bar{b}\bar{c} + \bar{a}b\bar{c} + ab\bar{c}$$

a b c u

0	0	0	0	0
0	0	1	0	
0	1	0	1	
0	1	1	0	\bar{c}
1	0	0	1	
1	0	1	1	
1	1	0	1	
1	1	1	1	



HW Implement (1) $u = a + b\bar{c} + b$ using 8:1 & 4:1 MUX

(2) $f(a, b, c) = \sum(0, 1, 3, 4)$ using 4:1 & 8:1 MUX

7) Implement 1 bit comparator using 4:1 MUX.




a b $a > b$ $a = b$ $a < b$

$$0 \ 0 \ 0 \ 1 \ 0$$

$$0 \ 1 \ 0 \ 0 \ 1$$

$$1 \ 0 \ 1 \ 0 \ 0$$


$$1 \ 1 \ 0 \ 1 \ 0$$



8) Implement following expression using 4:1 MUX.

$$f(a, b, c) = a + b + c$$

a	b	c	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



Hw: 1) Implement full adder using 4x1 Multiplexer.

2) $f(w, x, y) = \sum(0, 2, 3, 6)$ with $\underbrace{w, x}_{4:1 \text{ MUX}}$ as select lines and $\underbrace{w, x, y}_{8:1 \text{ MUX}}$ as select lines.

W.M.T. B.R. 1, 2. Gates dt. 3dt. 3 - w (6) bis vorige Z. 1, 2, 3dt. Gates (P. 6, 1, 3 + (3, 4, 5)) G.

Sum 1st. Bit zu 1st. Bit vorige Z. (5)


dan dan dan dan

0 1 0 1 0 1 0 1

1 0 1 0 1 0 1 0

0 0 1 1 0 0 1 1


0 1 0 1 0 1 0 1



Encoder:


An encoder is combinational circuit that has a maximum of 2^n input lines and n output lines, hence it encodes the information from 2^n inputs to an n -bit code.

* Used to convert one binary code to another.



4 x 2 (4 to 2) Encoder :-

* 4 input lines and 2 output lines.




	x_1	x_2	x_3	x_4	y_1	y_2
0	0	0	0	0	0	0
1	0	0	0	1	0	1
2	0	1	0	0	1	0
3	0	0	1	0	0	1
4	0	0	1	1	1	1
5	0	0	0	1	1	0
6	0	0	0	0	0	0
7	1	0	0	0	0	0


∴ logical expressions,

$$y_1 = x_3 + x_4$$

$$y_2 = x_2 + x_4$$



8 to 3 encoders :-



Truth table


	x_1	x_2	x_3	x_4	x_5	x_6	x_7	x_8	y_1	y_2	y_3
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
2	0	1	0	0	0	0	0	0	0	1	0
3	0	0	1	0	0	0	0	0	0	1	1
4	0	0	0	1	0	0	0	0	1	0	0
5	0	0	0	0	1	0	0	0	0	1	0
6	0	0	0	0	0	1	0	0	0	0	1
7	0	0	0	0	0	0	1	0	0	0	0
8	1	0	0	0	0	0	0	0	0	0	0

∴ logical expression,

$$y_1 = x_5 + x_6 + x_7 + x_8$$


$$y_2 = x_3 + x_4 + x_7 + x_8$$

$$y_3 = x_2 + x_4 + x_6 + x_8$$



* Decoders :-


- * Decoders are the combinational circuit which has n input lines and 2^n output lines.
- * It performs reverse operation of encoder.
- * The binary information is passed in the form of n input lines
- * The output lines define 2^n bit code for the binary information.
- * At a time, only one input line is activated for simplicity. The produced 2^n bit output code is equivalent to the binary information.



- * 2 to 4 decoder with active high outputs
- * Here there are 2 input lines and $2^2 = 4$ output lines.

Truth table

Inputs		y_0	y_1	y_2	y_3
A	B				
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




$$y_0 = \overline{A} \overline{B}$$

$$y_1 = \overline{A} B$$


$$y_2 = A \overline{B}$$

$$y_3 = AB$$



* 3 to 8 decoder with active high outputs :- (10)

Truth table :



A	B	C	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Implementation :

$$y_0 = \bar{A} \bar{B} \bar{C}$$

$$y_1 = \bar{A} \bar{B} C$$

$$y_2 = \bar{A} B \bar{C}$$


$$y_3 = \bar{A} B C$$

$$y_4 = A \bar{B} \bar{C}$$

$$y_5 = A \bar{B} C$$

$$y_6 = A B \bar{C}$$

$$y_7 = A B C$$




* logic design using decoder :-

i) Implement $f(a, b, c) = \bar{a} \bar{b} c + \bar{a} b \bar{c} + a \bar{b} c + a b \bar{c}$ using decoder.

$$f(a, b, c) = \bar{a} \bar{b} c + \bar{a} b \bar{c} + a \bar{b} c + a b \bar{c} = \sum(1, 2, 5, 6)$$

It can be implemented using 3:8 decoder




2) Implement the following functions using a 3 to 8 line decoder.

$$f_1(a, b, c) = \sum m(0, 4, 6, 7)$$

$$f_2(a, b, c) = \sum m(1, 4, 5)$$

The minterms required for each function are ORed to realize the function as shown below.



Note :- The number of inputs to each OR gate will be number of minterms in the expression.

We can reduce the number of inputs by implementing \bar{f} instead of f and finally invert the OR op by f . This can be done by replacing the OR gate with a

NOR gate.

This procedure can be used when the number of minterms in a function is more than half the total number of possible minterms.

3) Implement the following functions using a decoder minimizing the number of inputs to be summed.

$$f_1(a, b, c) = \sum m(0, 2, 3, 5, 6, 7)$$


$$f_2(a, b, c) = \sum m(1, 3, 4, 6, 7)$$

Soln: $f_1(a, b, c) = \sum m(0, 2, 3, 5, 6, 7) = \prod (1, 4)$ Implementation is

$$\bar{f}_1 = \sum (1, 4)$$

$$f_2 = \sum (1, 3, 4, 6, 7) = \prod (0, 2, 5)$$

$$\bar{f}_2 = \sum (0, 2, 5)$$



H) Implement the following functions expressed in maxterm canonical form in two possible ways using a 3:8 decoder. (11)

$$f_1(a, b, c) = \prod M(2, 3, 4, 5, 7)$$


$$f_2(a, b, c) = \prod M(0, 2, 4, 6, 7)$$

1) We know,

$$f_1(a, b, c) = \prod M(2, 3, 4, 5, 7) = \sum (0, 1, 6)$$

$$f_2(a, b, c) = \prod M(0, 2, 4, 6, 7) = \sum (1, 3, 5)$$

∴ Implementation is,




OR

2) Can also implement by \bar{f}_1 & \bar{f}_2 replacing OR by NOR gate

$$f_1 = \sum (0, 1, 6) \Rightarrow \bar{f}_1 = \sum (2, 3, 4, 5, 7)$$

$$f_2 = \sum (1, 3, 5) \Rightarrow \bar{f}_2 = \sum (0, 2, 4, 6, 7)$$



(HW) 1) Implement 1 bit comparator and half adder (sum & carry) using 2:4 line decoder


2) Implement full adder (sum & carry) using 3:8 decoder.

5) Implement following function with minimal gate i/p's

$$f_1(a, b, c) = \sum m(1, 3)$$

$$f_2(a, b, c) = \sum m(3, 6, 7)$$

$$f_3(a, b, c) = \sum m(0)$$



6) $f_1(a, b, c) = \sum m(0, 1, 5, 6, 7)$


HW $f_2(a, b, c) = \sum m(1, 2, 3, 6, 7)$

$$f_1(a, b, c) = \sum m(0, 1, 5, 6, 7) = \pi(2, 3, 4)$$

$$\therefore \bar{f}_1 = \sum m(2, 3, 4)$$

$$f_2(a, b, c) = \sum m(1, 2, 3, 6, 7) = \pi(0, 4, 5)$$

$$\bar{f}_2 = \sum m(0, 4, 5)$$



7) $f_1(a, b, c) = \sum m(0, 2, 4)$

$$f_2(a, b, c) = \sum m(1, 2, 4, 5, 7)$$

f_1 can be directly implemented.

$$f_2 = \sum(1, 2, 4, 5, 7) = \pi(0, 3, 6)$$


$$\bar{f}_2 = \sum(0, 3, 6)$$

8) $f_1(x, y, z) = \bar{x}y + z$

$$f_2(x, y, z) = xy + yz$$

$$f_3 = \bar{a} + ac$$

$$f_4 = ab + bc + ac$$



HW Implement the following using decoder (12)

$$⑧) f_1(x, y, z) = \overline{xy} + z$$

$$f_1 = \overline{x} + \overline{y} + z$$

$$f_1 = \overline{x}(y + \bar{y})(z + \bar{z}) + \bar{y}(x + \bar{x})(z + \bar{z}) + z(x + \bar{x})(\bar{y} + \bar{y})$$

$$\therefore f_1 = \overline{x}\overset{\checkmark}{y}z + \overline{x}\overset{\checkmark}{y}\bar{z} + \overline{x}\overset{\checkmark}{y}z + \overline{x}\overset{\checkmark}{y}\bar{z} + \overset{\checkmark}{x}\overset{\checkmark}{y}z + \overset{\checkmark}{x}\overset{\checkmark}{y}\bar{z} + \overset{\checkmark}{x}\overset{\checkmark}{y}z$$

$$+ \overline{x}\overset{\checkmark}{y}\bar{z} + xy\bar{z} + x\overset{\checkmark}{y}z + \overline{x}\overset{\checkmark}{y}z + \overline{x}\overset{\checkmark}{y}\bar{z}$$

$$f_1 = \underset{(0,0,0)}{\cancel{\overline{x}\bar{y}\bar{z}}} + \underset{(0,1,1)}{\cancel{\overline{x}yz}} + \underset{(0,1,0)}{\cancel{\overline{x}y\bar{z}}} + \underset{(0,0,1)}{\cancel{\overline{x}\bar{y}z}} + \underset{(1,0,1)}{\cancel{x\bar{y}z}} + \underset{(1,1,0)}{\cancel{x\bar{y}\bar{z}}} + \underset{(1,1,1)}{\cancel{xyz}}$$

$$f_1 = \sum(0, 1, 2, 3, 4, 5, 7) = \pi(6)$$

$$\overline{f}_1 = \sum(6)$$


$$2) f_2 = xy + yz$$

$$= xy(z + \bar{z}) + yz(x + \bar{x})$$

$$= xyz + xy\bar{z} + x\bar{y}z + \bar{x}yz$$

$$f_2 = xy\bar{z} + \bar{x}yz + xyz$$

$$f_2 = \sum m(3, 6, 7)$$



$$9) f_1 = \bar{a} + ac$$

$$= \bar{a}(b + \bar{b})(c + \bar{c}) + ac(b + \bar{b})$$

$$= \bar{a}bc + \bar{a}\overset{\checkmark}{b}\overset{\checkmark}{c} + \bar{a}\overset{\checkmark}{b}c + \bar{a}\overset{\checkmark}{b}\bar{c} + abc + a\bar{b}c$$

$$= \bar{a}\overset{\checkmark}{b}\overset{\checkmark}{c} + \bar{a}\overset{\checkmark}{b}c + \bar{a}b\overset{\checkmark}{c} + \bar{a}b\bar{c} + a\bar{b}c + abc$$

$$f_1 = \sum(0, 1, 2, 3, 5, 7)$$

$$\overline{f}_1 = \sum(4, 6)$$


$$f_2 = ab + bc + ac$$

$$= ab(c + \bar{c}) + bc(a + \bar{a}) + ac(b + \bar{b})$$

$$= \bar{a}\overset{\checkmark}{b}c + ab\overset{\checkmark}{c} + \bar{a}bc + \bar{a}b\overset{\checkmark}{c} + \bar{a}\overset{\checkmark}{b}c$$

$$= a\bar{b}c + ab\bar{c} + \bar{a}bc + a\bar{b}c$$


$$f_2 = \sum(3, 5, 6, 7)$$



* Difference between combinational and sequential logic circuits :-


Combinational

1. Output depends only on present input
2. Memory element is absent
3. No clock signal is applied
4. No feedback loop



Sequential

1. Output depends on present input and past output
2. Memory element is present.
3. Clock signal is required
4. Feedback is present



* Difference between Latches and Flip-flops :-

Latches

1. Latches are building blocks of sequential circuits and built from logic gates.
2. Latch continuously checks its inputs and changes its output correspondingly.
3. It works based on enable input.
4. It is level triggered. ie output of present state and input of the next state depends on the level that is binary input '1' or '0'.
5. Latch is sensitive to the duration of the pulse.


Flipflops

1. Flipflops are also building blocks of sequential circuits, built from the latches.
2. Flipflop continuously checks its inputs and changes its output only at times determined by clocking signal.
3. Works on the basis of clock pulses.
4. It is an edge triggered, it means output and next state input changes when there is change in clock pulse, whether it may a +ve or -ve pulse.
5. Flipflop is sensitive to a signal change.

Sequential circuits

(13)

- * The outputs at any instant are dependent not only upon the inputs present at that instant but also upon past history of inputs.
- * Sequential circuits are said to have memory.
- * All sequential circuits require the existence of feedback.



Types

1. Synchronous sequential circuits:

- * A synchronous sequential circuit is one in which its behaviour is determined by the values of signals at only discrete instants of time.
- * These circuits are controlled by master clock.
- * Circuits change their state as well as their output at specific clock instances.

2. Asynchronous sequential circuits:

- * Operation are not controlled by any clock pulses.
- * The output responds immediately to a change in input.

Note:

Memory element in sequential circuit is flipflop.

A flipflop is a sequential circuit which can store a '1' or '0' indefinitely. Thus it has a stable state.

It (continuously) continues indefinitely in one (one of) of these two stable states until a change is promoted by the required change in its input.

* The Basic Bistable Element :-

A circuit which can indefinitely store a '1' or '0' is called the basic bistable element.

* It consists of cross coupled inverters with two outputs named Q and \bar{Q} .




fig: The basic bistable element.

Let us assume that when power is switched on to the circuit,

input x is set to 1, therefore $\bar{x} = 0$, $Q = 0$.

This implies $y = 0$ & $\bar{y} = \bar{Q} = 1$. So, $Q = 0$, $\bar{Q} = 1$ and circuit continues in this state until power to the circuit is switched off.

Similarly when power is ON, if $x = 0$, $\bar{x} = 1$ & $Q = 1$.

this implies $y = 1$, $\bar{y} = 0$ & $\bar{Q} = 0$. Now $Q = 1$ & $\bar{Q} = 0$ is other stable state of the circuit in which it indefinitely remains until power to the circuit is switched off.

* It is used to store binary symbols.

* Stored symbol is referred to as content or state of the element.

* When the device is storing '1' is said to be 'set' or in '1-state'.

* When storing '0' is said to be 'reset' or in '0-state'.

* Flip-flop :-

A flipflop is a bistable circuit with input lines.

- * The flipflop remains in one of its two stable states until power is switched off or until an input signal triggers a change in state.

* Inputs to flip-flop can be of two types.

1. Synchronous or gated inputs :- signal change

produces an change in output only when some control signal occurs.

2. Asynchronous or direct inputs :- signal change produces an immediate change in output.

* Latches:-

A latch is a class of flip-flops whose output responds immediately to appropriate changes in the input inspite of the presence of an enable or clock input.


- * Latch has a feedback path to retain the information hence it can be a memory device.

* Latch can store one bit of information as long as the device is powered on.

- * These are level triggered devices.

1) SR Latch :- (Set-Reset Latch)



It is a circuit with two cross-coupled NOR gates, two inputs S for set and R for Reset and 2 outputs Q and \bar{Q} .



Operation:-

* When $S=0, R=0$:- Hold Mode

This is the normal resting state of the circuit and it has no effect on the output states. Q and \bar{Q} will remain in whatever state they were in prior to the occurrence of this input condition. So here next state is same as present state. The mode of operation is HOLD (no change) mode.





present state = Next state
No change

Let $Q=1 \& \bar{Q}=0$
be the present state
if $S=0, R=0$ then
 $Q=1 \& \bar{Q}=0$ (same
as earlier case)
∴ No change.

* When $S=1, R=0$:- SET Mode


Consider the input $S=1$. Anytime the input of a NOR gate is 1 the output is 0. So, output of the second NOR gate is 0, ie $\bar{Q}=0$. Second NOR gate is 0, ie $\bar{Q}=0$. Anytime the input of the $\bar{Q}=0$ is fed back into the input of the first NOR gate. So, with $R=0$, the output of first NOR gate is 1. ie. $Q=1$.



* When $S=0, R=1$:- RESET Mode

Consider the input $R=1$. Anytime the input of NOR gate is 1 the output is 0. So, the output of first NOR gate is 0, ie $Q=0$.


$Q=0$ is fed back into the input of second NOR gate. So, with $S=0$, the output of the second NOR gate is 1 ie $\bar{Q}=1$



* When $S=1, R=1$, Invalid Mode

(15)

If $S=1, R=1$, This condition tries to Set and Reset the NOR gate latch at the same time, it produces $Q = \bar{Q} = 0$. This is an unexpected condition and is not used. The two outputs should be the inverse of each other.



If the inputs are returned to 1 simultaneously, the output states are unpredictable. This condition should not be used, and when circuits are constructed the design should avoid $S=R=1$ condition.


The truth table is,

<u>Input</u>	<u>Output</u>		
<u>S</u>	<u>R</u>	<u>Q^+</u>	<u>\bar{Q}^+</u>
0	0		
0	1	0	1
1	0	1	0
1	1		

previous state (Q \bar{Q})

Illegal / forbidden state.

Timing diagram of SR latch



* Gated SR Latch

In many digital systems, it is desirable that the circuit responds only at or during some prescribed time decided by another input called the enable, gate or clock input.

A gated SR latch has synchronous inputs S and R along with a enable or clock input C. A gated SR latch is constructed using a $\bar{S}\bar{R}$ latch together with NAND gate as shown below.







fig: Gated SR latch

Note :- Explain the truth table.

Symbol



Timing diagram :-





S	R	C	Q ⁺	\bar{Q}^+
0	0	1	Q	\bar{Q}
0	1	1	0	1
1	0	1	1	0
X	X	0	Q	\bar{Q}

* → forbidden.

SR flip-flop

If enable to a gated SR latch is clock pulse then the circuit is called SR flipflop.

(16)



Truth table

S	R	C	Q^+	\bar{Q}^+
0	0	1	Q	\bar{Q}
0	1	1	0	1
1	0	1	1	0
1	1	1	1	0

Explain truth table

* Gated D Latch :-

The very structure of gated D latch avoids the $S=R=1$ condition. Hence this is designed to eliminate the forbidden input problem. It has single input D and two outputs Q and \bar{Q} .





fig: Gated D Latch.


Truth table

D	C	Q^+	\bar{Q}^+
0	1	0	1
1	1	1	0
x	0	Q	\bar{Q}

Symbol




or



Note:- Explain truth table by taking $D=0$; Let $Q=0$ & $\bar{Q}=1$ & so on.
Like SR latch.

Timing diagram




outputs responds to input (D) during this time period

When the latch is enabled with $C=1$, the signal at the D input appears at the Q output. The output is said to follow the input when the latch is enabled. When the latch is disabled with $C=0$, the output retains its previous state as indicated in the last row of truth table.


* D flipflop:-

If enable to a gated D-latch is clock pulse, then the circuit is called D-flip-flop.



Note:- Explain working by referring to truthtable.

* Clocked JK flip-flop



Truth table

CLK	J	K	Q^+	\bar{Q}^+
0	X	X	Q	\bar{Q}
1	0	0	Q	\bar{Q}
1	0	1	0	1
1	1	0	1	0
1	1	1	\bar{Q}	Q

① if $J=0=K$, Let $Q=0$, $\bar{Q}=1$ when clk is applied, output of NAND 1 is '1', NAND 2 is '1'. Output from NAND 3 is '0' & NAND 4 is '1'. $\therefore Q^+=0$, $\bar{Q}^+=1$ same as present state (no change)

② When $J=0$, $K=1$, $Q=0$, $\bar{Q}=1$. NAND 1 O/P - 1, NAND 2 $\rightarrow 1$, NAND 3 - NAND 4 $\rightarrow 1$. $\therefore Q^+=0$, $\bar{Q}^+=1$


③ When $J=1$, $K=0$, $Q=0$, $\bar{Q}=1$. NAND 3 $\rightarrow 1$, NAND 4 $\rightarrow 0$. $\therefore Q^+=1$, $\bar{Q}^+=0$

O/P NAND 1 $\rightarrow 0$, NAND 2 $\rightarrow 1$


④ When $J=1$, $K=1$, $Q=0$, $\bar{Q}=1$; O/P of NAND 1 $\rightarrow 0$, NAND 2 $\rightarrow 1$, NAND 3 $\rightarrow 1$, NAND 4 $\rightarrow 0$. $\therefore Q^+=1$, $\bar{Q}^+=0$

$$Q^+ = \bar{Q} \text{ & } \bar{Q}^+ = Q$$

Timing diagram:-



* Clocked T-flipflop




Truth table

CLK	T	a^+	\bar{a}^+
0	X	a	\bar{a}
1	0	a	\bar{a}
1	1	\bar{a}	a

Note: Explain operation
similar to clocked JK FF

Timing diagram



* Master - Slave Flip-Flops:-

- * Master-Slave Flip-flops are also referred to as pulse-triggered flip-flops.
- * There are several applications where it is undesirable that the output of flip-flops and latches respond immediately to changes in input. It is desirable that the output changes only with changes on a control input line.
- * The output of pulse triggered flip-flops and edge triggered flipflops respond only when changes take place on their control input lines.
- * The Master-Slave flip-flop has a master section and a slave section cascaded together.
- * The master registers the data on one level (say logic 1) of the input control signal, which is transferred to the slave on the other level (logic 0) of the ^{input} control signal.

Master-Slave JK flip-flop





fig: Schematic of master-slave JK flip-flop.

Truth table/ function table


J	K	Clk	Q^+	\bar{Q}^+	
0	0	\square	Q	\bar{Q}	Hold
0	1	\square	0	1	Reset
1	0	\square	1	0	Set
1	1	\square	\bar{Q}	Q	Toggle (Opposite state)
x	x	0	Q	\bar{Q}	Hold (previous state)

- (18)
- * In this J corresponds to S and K corresponds to R inputs of SR flip-flop. $S=R=1$ is an undesirable input condition in a SR flip-flop. But $J=K=1$ is a valid input which causes the flip-flop to toggle from the current state.
 - * Two AND gates are used to sense and steer the state of the slave.
 - * Consider $J=K=1$. Let $Q=1$ and $\bar{Q}=0$. Thus output of AND gate A is 0 and output of AND gate B is 1. This means at $S=0$ and $R=1$ for the master slave flip-flop. At the next instant when clock goes high, master resets to $Q_M=0$ and $\bar{Q}_M=1$. On the next falling edge of the clock, the state of master is transferred to slave and thus $Q_S=0$ and $\bar{Q}_S=1$. Thus $J=K=1$. Input caused or $Q=0$ and $\bar{Q}=1$. The output of master-slave flipflop will be toggled for $Q=1 \& \bar{Q}=0$.
 - * When $J=K=0$; both the AND gate outputs are zero. This corresponds to $S=R=0$. Thus the next state is same as the present state.
 - * When $J=1, K=0$; is similar to $S=1, R=0$; say $Q=0$ & $\bar{Q}=1$; AND gate A output is 1 and B output is 0. So Master flip-flop sets to $Q_M=1$ and $\bar{Q}_M=0$. When clock goes high. On the falling edge of the clock, the slave also sets $\bar{Q}_S=1$ and $Q_S=0$.
 - * When $J=0, K=1$; Let $Q=0, \bar{Q}=1$; output of AND gate A is 0, output of AND gate B is 0. $\therefore S=0, R=0, Q_M=0, \bar{Q}_M=1$ (no change) $\therefore Q_S=0 \& \bar{Q}_S=1$ after the application of clock.


Timing diagram for Master-Slave JK flipflop



* Master slave flip-flop using NAND gates:-



Logic symbol




Note:- Explain the operation \rightarrow as in case of master slave JK flipflop refer

* Master slave T flipflop:

(19)

* This can be configured from a master-slave JK flip-flop as shown in fig below. Not included.




Truth table

T	C	Q^+	\bar{Q}^+
0	0	Q	\bar{Q}
1	0	\bar{Q}	Q
0	1	Q	\bar{Q}

* When $T=0$ ($J=K=0$), the next state of the T flip-flop equals to its present state.

* When $T=1$ ($J=K=1$); next state is complement of the present state.

Timing diagram



* Concept of Edge Triggered Flip-Flops :-


- * Triggering means making the circuit active or allowing it to receive inputs. Triggering makes circuit synchronous.
- * Triggering is given in the form of clock or gate signal.
- * Types - 1. Level triggering : Circuit becomes active when gating or clock pulse is at a particular level.
- 2. Edge triggering : Circuit becomes active at the negative edge or positive edge of the clock signal.

* Edge triggered flip-flops:

- * Uses just one of the edges of the control to affect the reading of information on input lines. ie either at positive edge or negative edge of the clock.
- * Such flip-flops ignore changes in the inputs between edges of the clock.

Positive edge triggered D flip-flop

Here setting or resetting of the flipflop is established by the rising or positive edge of the control signal.



Truth table

inputs		outputs	
D	C	Q^+	\bar{Q}^+
0	↑	0	1
1	↑	1	0
x	0	Q	\bar{Q}
x	1	\bar{Q}	Q

The ↑ in the C column of truth table indicates that D appears at the output at the positive edge of the clock.


indicates C is positive edge sensitive input.

* Negative edge triggered D flip flop.

(20)

- * Falling edge is used to sample the D input.
- * Configured by adding an inverter to the control clock input of the positive edge triggered D flip-flop.

D	C	Q^+	\bar{Q}^+
0	↓	0	1
1	↓	1	0
x	0	Q	\bar{Q}
x	1	\bar{Q}	Q



↓ indicates that D input during the 1 to 0 transition of the clock gets latched at the output. The changes in D between the negative edges of the clock are ignored.

* Characteristic Equations

- * Characteristic equations are the algebraic description of the next state table of a flip-flop.
- * It is obtained by constructing the K-map for Q^+ in terms of present state and information input variable.

i) For SR flip-flop

Function table:-

S	R	Q^+
0	0	Q
0	1	0
1	0	1
1	1	-

K-map for next state table

SR		00	01	11	10
S	R	0	1	1	0
0	0	0	1	1	0
1	1	1	0	0	1

Next State table

RowNo	S	R	Q	Q^+
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	-
7	1	1	1	-

$$\therefore Q^+ = S + \bar{R}Q$$

2) For JK flipflop :-

Function table

J	K	Q^+
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}

Next state table

Row. No.	J	K	Q	Q^+
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

K-map for next state table

J	KQ		Q	
	00	01	11	10
0	0	1	0	0
1	1	1	0	1

Characteristic equation :-

$$Q^+ = J\bar{Q} + \bar{K}Q$$

3) For D flip-flop

Function table

D	Q^+
0	0
1	1

Next state table

R. No.	D	Q	Q^+
0	0	0	0
1	0	1	0
2	1	0	1
3	1	1	1

K-map

D	Q
0	0
1	1

∴ characteristic equation :-

$$Q^+ = D$$

$$\text{or } Q^+ = D\bar{Q} + DQ \\ = D(Q + \bar{Q}) \\ Q^+ = D$$

4) For T flipflop

Function table

T	Q^+
0	Q
1	\bar{Q}

Next state table

R. No.	T	Q	Q^+
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

$$Q^+ = \bar{T}Q + T\bar{Q}$$

$$Q^+ = T \oplus Q$$

* Conversion of flip-flops :-

1. JK flip-flop to D-flip-flop :-

We have,

Next state table for D-flip-flop -

D	Q	Q^+
0	0	0
0	1	0
1	0	1
1	1	1

Next state table for JKFF:-

J	K	Q	Q^+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Application table / excitation table


Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

∴ The characteristic table of D FF and excitation table of JKFF is


JKFF is

D	Q	Q^+	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0

Using K map to find boolean expression for J & K in terms of D :-




$$J = D$$



$$K = \bar{D}$$

∴ Conversion of JKFF to DFF :-



* JK flip-flop to T flip-flop :-

Next state table for

T FF

T	Q	Q^+
0	0	0
0	1	1
1	0	1
1	1	0

JKFF

Next state table

J	K	Q	Q^+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Application table

Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 1: Construct characteristic table of T flip-flop and excitation table of JK FF.

T	Q	Q^+	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

Step 2: Using the K-map find Boolean expression of J & K in terms of T.

J	Q
0	0 X
1	1 X

$$J = T$$

T	Q
0	X 0
1	X 1

$$K = T$$

Step 3: Construct the circuit diagram of the conversion of JK flip-flop into T-flip-flop.

