



Shreemann JH

Roll no. MT24206 | shreemann24206@iiitd.ac.in

DOB: 16 March, 2002

Address: 103, 7A/1, Mangala Flats, Mahalakshmi Nagar,
7th cross , Adambakkam, Chennai - 600088

[in](#) [LinkedIn](#)



Education

Indraprastha Institute of Information Technology, Delhi

M.Tech ECE (VLSI)

2024 - present

CGPA: 9.14

(Till 2nd semester)

SASTRA University, Thanjavur

B.Tech, Honors (ECE)

2019 - 2023

CGPA: 8.6034

New Prince Matriculation Higher Secondary School

State Board, HSC, PCMB

2018-2019

Percentage : 92.8%

New Prince Matriculation Higher Secondary School

State Board, SSLC

2016 - 2017

Percentage : 98%

Skills

Expertise Area: Digital VLSI Design, RTL to GDS Flow $\text{\LaTeX}$

Programming Languages: Python, C, C++, Verilog HDL

Tools and Technologies: Cadence Virtuoso, Xilinx Vivado, ModelSim, KeilUvision, ELDO, Genus, Innovus, Tempus, Conformal, Yosys, OpenSTA

Technical Electives: Advanced Embedded Logic Design, VLSI Design Flow , Memory Design and Testing

Work Experience - Intern

Deloitte USI

Analyst Intern - Salesforce Developer, Apex programming, Java, LWC, Aura – Worked in an internal project.

(Aug, 23 - Dec, 23)

Avay BioSciences Private Limited

Junior Electronics Engineer – Assembly and design functionality of electrical circuitry for Bio-3D printers – Embedded C, Arduino, EAGLE.

(Jan, 23 - May, 23)

Projects

SRAM NAND 9:512 Row Decoder

Guide: Dr. Anuj Grover

Designing an efficient Row Decoder (Pre and Post decode) using optimization techniques(Logical effort) and calculation of timing and power parameters. Designed Layout pre-decode stage decoder. Final report [here](#).

Team Size-4

(Aug, 24 – Dec, 24)

Implementation of Elevator Logic - RTL to GDS

Guide: Dr. Sneha Saurabh

Complete RTL to GDS flow model for Elevator Logic with various timing constraints, CTS and Physical Design. Final Report [here](#).

Team Size-4

(Aug, 24 - Dec, 24)

Telescopic Operational Transconductance Amplifier - OTA

Guide: Dr. Debidas Kundu

Design and Frequency Analysis of Cascoded OTA relative to a 5-Transistor OTA and comparison of parameters Final report [here](#).

Team Size-4

(Aug, 24 - Dec, 24)

Design of 8T SRAM Cell (1R/1W)

Guide: Dr. Anuj Grover

Demonstrated end-to-end memory design from schematic to layout, with focus on low-power, high-density solutions. Final report [here](#).

Team Size-4

(Jan, 25 - May, 25)

Design Development of IEEE 802.11A Architecture on ZC706

Guide: Dr. Sumit Darak

Designed and implemented an IEEE 802.11a transceiver on a ZedBoard/ZC706 using OFDM (Orthogonal Frequency Division Multiplexing) for robust wireless communication. Final report [here](#).

Team Size-4

(Jan, 25 - May, 25)

Positions of Responsibility

Placement Coordinator - MTech

(Apr,25 – present)

Junior Electronics Engineer - Internship

(Jan,23 - May, 23)

Placement Coordinator - BTech

(May,22 - Dec, 22)

Technical Events - Head & Coordinator - BTech

(Aug,22 – May,23)

Awards and Achievements

- Gold Medal in Speed Skating Championship - District Level
- Salesforce Platform Developer I Certification
- Employee of the Month Award

Interests and Hobbies

- Reading Books
- Arts - Drawing, Painting
- Listening Music

Declaration: The above information is correct to the best of my knowledge.

Shreemann JH

Date: June 8, 2025