

### T. Y. B. Tech (Electrical and Computer Engineering)

Mark

Trimester: V Subject: Microcontroller and Applications

Name: Shreerang Mhatre Class: TY
Roll No: 52 Batch: A3

**Experiment No: 10** 

Name of the Experiment: Interfacing EEPROM using SPI with C8051F340

Performed on: 05/12/2023

**Submitted on: 07/12/2023** 

	Teacher's	Signature with date
-		

Aim: Write a program to write and read data on SPI based EEPROM.

**Apparatus:** EPBF340 board, ASK25 board, Connectors

## Theory:

The Enhanced Serial Peripheral Interface (SPI0) of C8051F340 provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus.

SPI0 four wire Master Mode Operation is used to read and write data on EEPROM. The four signals used by SPI0 are MOSI, MISO, SCK, NSS.

SPI0CFG, SPI0DAT, and SPI0CN SFRs of SPI are configured to select 4 wire master mode. SPI clock frequency is configured using following formula.

 $SPIOCKR = (SYSCLK/(2*SPI\_CLOCK))-1$ 

25AA160 16 Kbit Serial Electrically Erasable PROMs is used. The memory is accessed via a simple Serial Peripheral Interface compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (CS) input.

Data written data on EEPROM and read from EEPROM is displayed on LCD.






Figure 9.1 EEPROM 25AA160

## **Interfacing Diagram:**




Figure 9.2 Interfacing Diagram EEPROM using SPI

**Hardware Connections:** Connect FRC cable between PL7 connector (SPI) of EPBF340 board and PL1 of ASK 25.

Connect flat cable between PL3 connector of ASK25 and PL3 connector of EPBF340 board.



Program: Attach printout of the tested code.						
Expected Result:						
EEPROM data should be displayed on LCD.						
Conclusion:						

# **Study Questions:**

- 1. Explain SFRs of SPI0 in detail.
- 2. Compare SPI with I2C

### **Additional Links:**

https://www.analog.com/en/analog-dialogue/articles/introduction-to-spi-interface.html

https://microcontrollerslab.com/introduction-to-spi-communication-protocol/

http://ww1.microchip.com/downloads/en/devicedoc/21231d.pdf



	-		
	+	XP 10 EEPROM	DATE / /
	Interfacin		
X	20 whents to		
	oten p	16×2 LCD	ainla / /s
		KE KW En I	50
	Less.	21.9 TODA 2	) MAN90 2
		01.2	
		06.0	re) (ha-
		1000	
	RA- BIDA RI	P4.7	9372/118
	Mive	day dans - type	
		19 30 EEPRON	We dist
		MISO K 25400	11184 -
	- who	NOS/ 7 351 200	
		SCLK SCLK	
		185 May 1992 0	Degmon (ca)
	307	192	Orleand on very
	Margalian I		0
	DATE POLICE OF THE PROPERTY OF	Master - Stave	Vestogat
BW	And Lavisman	Regul As appayance	es vin france
(nga)	wise dela	ine for data	
6	18 dock (3)	LADOS MEDI CLOCK	
		(actal & daip select	
	/		
XO	DCG - 4/0+/	Fill-doplex	Above sto
estad	Do all Dojay	Elvenos yllavoren	Cata 4 place
Da da	Signal Hall	amby who warrier	
2			->
10 01	Chief ve To	chip solect type	2 wearth



		MP ROLEFTROM	PAGE No.  OATE //			
	study & impatient priority of the					
(3)	Explain SFRs of SPIO in detail.					
- >	SPCON (SFR Address OXE8):					
	Bit 7 (SPEN) - SPI Erable  Bit 6 (SPR2) - 2 SPI Clock Rate Solect  Bit 4 (SPRO) - 3  Bit 3 (CPOL) - Clock Polarity  Bit 2 (CPOL) - Clock Phase  Bit 1 (MSTR) - Master/Slave solect  Bit 0 (DORD) - Data order.  Compare SPI with IDC.					
	characteristic	SPI	I I2C			
	Topology		master slave			
	No of mives	Requires separate lines for data (MOSI/MISO), clock (SCK) & chip select	Requires only Ino wires: data (GDA) & OLOCK (GCL)			
	Data Transfer	Full-doplex	Half-duplox.			
- <	Data Rate	Generally supports higher data rates	Typically operates			
	Addrossing	chip solect lines	Unique Torlo bit			