

# **Digital Logic Design + Computer Architecture**

**Sayandeep Saha**


**Assistant Professor  
Department of Computer  
Science and Engineering  
Indian Institute of Technology  
Bombay**



# Sequential Circuits


# A Circuit that Remembers

- How do you remember things?
  - Memory
- Can we design a circuit which remembers?
  - A formal way to model this capability is called a state
  - So we will be modelling circuits to create a state.




# A Circuit that Remembers

- Every digital logic you see in real life is sequential
  - Your processors — that you going to see in the rest of the course
  - Your washing machine — it remembers your setting and washes accordingly
  - Your elevator — it remembers which floors to stop
  - Your ATM machine — it remembers your choice and updates your account after despatching money



# Sequential Circuits




# Sequential Circuits

To generate the  $Y$ 's: memory devices must be supplied with appropriate input values

- **Characteristic table/functions:** switching functions that describe the impact of  $x_i$ 's and  $y_j$ 's on the memory-element input
- **Excitation table:** its entries are the values of the memory-element inputs

Most widely used memory elements: **flip-flops**, which are made of **latches**

- **Latch:** remains in one state indefinitely until an input signals directs it to do otherwise




# Memory Element: Latches

**Latch:** remains in one state indefinitely until an input signals directs it to do otherwise


**Set-reset of SR latch:**



(a) Block diagram.



(b) NOR latch.



(c) NAND latch.

# Memory Element: Latches

Characteristic table and excitation requirements:


$y(t)$	$S(t)$	$R(t)$	$y(t + 1)$
0	0	0	0
0	0	1	0
0	1	1	?
0	1	0	1
1	1	0	1
1	1	1	?
1	0	1	0
1	0	0	1

$$RS = 0$$


$$y(t + 1) = R'y(t) + S$$

**Clocked SR latch:** all state changes synchronized to clock pulses

- Restrictions placed on the length and frequency of clock pulses: so that the circuit changes state no more than once for each clock pulse



(a) Block diagram.



(b) Logic diagram.

# Memory Element: Latches


Why is the (1,1) input forbidden?

$y(t)$	$S(t)$	$R(t)$	$y(t + 1)$
0	0	0	0
0	0	1	0
0	1	1	?
0	1	0	1
1	1	0	1
1	1	1	?
1	0	1	0
1	0	0	1

$$\begin{aligned} RS &= 0 \\ y(t + 1) &= R'y(t) + S \end{aligned}$$

1. If  $R=S=1$ ,  $Q$  and  $Q'$  will both settle to 1, which **breaks** our invariant that  $Q = !Q'$
2. If  $S$  and  $R$  transition back to 0 at the same time,  $Q$  and  $Q'$  begin to oscillate between 1 and 0 because their final values depend on each other (**metastability**)
  - This eventually settles depending on **variation in the circuits**


# Memory Element: Latches




- A **clock** is a periodic signal that is used to keep time in sequential circuits.
- **Duty Cycle** is the ratio of  $t_w/T_{\text{period}}$
- We want to keep  $t_w$  small so that in the same clock pulse only a single computation is performed.
- We want to keep  $T_{\text{period}}$  sufficient so that there is enough time for the next input to be computed.

# Memory Element: T Latch

Value 1 applied to its input triggers the latch to change state



(a) Block diagram.



(b) Deriving the T latch from the clocked SR latch.

**Excitations requirements:**

Circuit change From:	To:	Required value T
0	0	0
0	1	1
1	0	1
1	1	0

“Q” is basically “y”

Characteristic Table

**T Flip-Flop**

T	Q(t + 1)	
0	Q(t)	No change
1	Q'(t)	Complement


$$\begin{aligned} y(t+1) &= Ty'(t) + T'y(t) \\ &= T \oplus y(t) \end{aligned}$$

# Memory Element: JK Latch

Unlike the **SR latch**,  $J = K = 1$  is permitted: when it occurs, the latch acts like a trigger and switches to the complement state



(a) Block diagram.



(b) Constructing the JK latch from the clocked SR latch.

Excitation requirements:

Circuit change		Required value	
From:	To:	$J$	$K$
0	0	0	—
0	1	1	—
1	0	—	1
1	1	—	0

“Q” is basically “y”

Characteristic Table

JK Flip-Flop			
$J$	$K$	$Q(t + 1)$	
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$Q'(t)$	Complement


Can you write the characteristic equation?

$$y(t + 1) = Jy(t)' + K'y(t)$$


# D Latch – The Latch of Your Life

The next state of the  $D$  latch is equal to its present excitation:

$$y(t+1) = D(t)$$



(a) Block diagram.



(b) Transforming the JK latch to the D latch.

## D Flip-Flop

<b>D</b>	<b>Q(t + 1)</b>	
0	0	Reset
1	1	Set

## Excitation Table

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

# How is Your Clock?

**Clocked latch:** changes state only in synchronization with the clock pulse and no more than once during each occurrence of the clock pulse

**Duration of clock pulse:** determined by circuit delays and signal propagation time through the latches


- Must be long enough to allow latch to change state, and
- Short enough so that the latch will not change state twice due to the same excitation

**Excitation of a *JK* latch within a sequential circuit:**


- Length of the clock pulse must allow the latch to generate the  $y$ 's
- But should not be present when the values of the  $y$ 's have propagated through the combinational circuit

**How fast/slow should be the clock really?**


**But when does the flip-flop changes its state???**



# All in One



D Flip-flop (edge-triggered)  
(positive edge triggering)



# Delay to make sure all is well


- **Setup time**,  $t_{su}$ , is the time period prior to the clock becoming active (edge or level) during which the flip-flop inputs must remain stable.
- **Hold time**,  $t_h$ , is the time after the clock becomes inactive during which the flip-flop inputs must remain stable.
- Setup time and hold time define a *window of time during which the flip-flop inputs cannot change* – quiescent interval.

# More Delay


- **Propagation delay**,  $t_{pHL}$  and  $t_{pLH}$ , has the same meaning as in combinational circuit – beware propagation delays usually will not be equal for all input to output pairs. There can be two propagation delays:  $t_{C-Q}$  (*clock*→Q delay) and  $t_{D-Q}$  (*data*→Q delay).
- For a level or pulse triggered latch:
  - Data input should remain stable till the clock becomes inactive.
  - Clock should remain active till the input change is propagated to Q output. That is, active period of the clock,

$$t_w > \max \{t_{pLH}, t_{pHL}\}$$

# The Triggering Dilemma



# Master Slave Flip-Flop




Negative edge triggered flipflop

At a given time, only one latch is alive (either master or slave)


# Master Slave Flip-Flop

**Master-slave flip-flop:** a type of synchronous memory element that eliminates the timing problems by isolating its inputs from its outputs

**Master-slave *SR* flip-flop:**



**Master-slave *JK* flip-flop:** since master-slave *SR* flip-flop suffers from the problem that both its inputs cannot be 1, it can be converted to a *JK* flip-flop




# Edge Triggered Flip-Flop

**Positive (negative) edge-triggered  $D$  flip-flop:** stores the value at the  $D$  input when the clock makes a  $0 \rightarrow 1$  ( $1 \rightarrow 0$ ) transition


- Any change at the  $D$  input after the clock has made a transition does not have any effect on the value stored in the flip-flop

**A negative edge-triggered  $D$  flip-flop:**

- When the clock is high, the output of the bottommost (topmost) NOR gate is at  $D'$  ( $D$ ), whereas the  $S$ - $R$  inputs of the output latch are at 0, causing it to hold previous value
- When the clock goes low, the value from the bottommost (topmost) NOR gate gets transferred as  $D$  ( $D'$ ) to the  $S$  ( $R$ ) input of the output latch
  - Thus, output latch stores the value of  $D$
- If there is a change in the value of the  $D$  input after the clock has made its transition, the bottommost NOR gate attains value 0
  - However, this cannot change the  $SR$  inputs of the output latch



# Registers: Your Main Sequential Element



- Used to store data
- Basically an **array of D-flip-flops**
- You can **load data**, **reset it to zero**, and **shift it to left and right**


# Sequential Circuits and Finite State Machines

**Sequential circuit:** its outputs a function of external inputs as well as stored information (aka. State)

**Finite-state machine (FSM):** abstract model to describe the synchronous sequential machines. It has finite memory.


**Serial binary adder example:** You are given a 1-bit adder. But you have to add n-bit numbers

- First, decide what to remember??
- Then decide how many bits to remember??




$$\begin{array}{r} t_5 \ t_4 \ t_3 \ t_2 \ t_1 \\ 0 \ 1 \ 1 \ 0 \ 0 = X_1 \\ + 0 \ 1 \ 1 \ 1 \ 0 = X_2 \\ \hline 1 \ 1 \ 0 \ 1 \ 0 = Z \end{array}$$

# Sequential Circuits and Finite State Machines




# Sequential Circuits and Finite State Machines

- Let **A** denote the state of the adder at  $t_i$  if the carry 0 is generated at  $t_{i-1}$
- Let **B** denote the state of the adder at  $t_i$  if the carry 1 is generated at  $t_{i-1}$




$$\begin{array}{r} t_5 \ t_4 \ t_3 \ t_2 \ t_1 \\ \begin{array}{r} 0 & 1 & 1 & 0 & 0 \\ + & 0 & 1 & 1 & 1 & 0 \\ \hline 1 & 1 & 0 & 1 & 0 \end{array} = X_1 \\ \begin{array}{r} X_2 \\ \hline Z \end{array} \end{array}$$




# Sequential Circuits and Finite State Machines

- Let **A** denote the state of the adder at  $t_i$  if the carry 0 is generated at  $t_{i-1}$
- Let **B** denote the state of the adder at  $t_i$  if the carry 1 is generated at  $t_{i-1}$



		$NS, z$			
$PS$	$x_1x_2 =$	00	01	11	10
$A$		$A, 0$	$A, 1$	$B, 0$	$A, 1$
$B$		$A, 1$	$B, 0$	$B, 1$	$B, 0$

$$\begin{array}{cccccc}
 & t_5 & t_4 & t_3 & t_2 & t_1 \\
 & 0 & 1 & 1 & 0 & 0 & = & X_1 \\
 + & 0 & 1 & 1 & 1 & 0 & = & X_2 \\
 \hline
 & 1 & 1 & 0 & 1 & 0 & = & Z
 \end{array}$$




# Sequential Circuits and Finite State Machines

**FSMs:** whose past histories can affect their future behavior in only a finite number of ways

- **Serial adder:** its response to the signals at time  $t$  is only a function of these signals and the value of the carry at  $t-1$ 
  - Thus, its input histories can be grouped into just two classes: those resulting in a 1 carry and those resulting in a 0 carry at  $t$
- **Thus, every finite-state machine contains a finite number of memory devices:** which store the information regarding the past input history

# Sequential Circuits and Finite State Machines



**Input variables:**  $\{x_1, x_2, \dots, x_l\}$

**Input configuration, symbol, pattern or vector:** ordered  $l$ -tuple of 0's and 1's

**Input alphabet:** set of  $p = 2^l$  distinct input patterns

- Thus, input alphabet  $I = \{I_1, I_2, \dots, I_p\}$
- Example: for two variables  $x_1$  and  $x_2$ 
  - $I = \{00, 01, 10, 11\}$

**Output variables:**  $\{z_1, z_2, \dots, z_m\}$

**Output configuration, symbol, pattern or vector:** ordered  $m$ -tuple of 0's and 1's

**Output alphabet:** set of  $q = 2^m$  distinct output patterns

- Thus, output alphabet  $O = \{O_1, O_2, \dots, O_q\}$

# Synthesis of Synchronous Sequential Circuits

## Main steps:


1. From a word description of the problem, form a **state diagram or table**
2. Select a **state assignment** and determine the type of memory elements
3. Derive **transition** and **output** tables
4. Derive an **excitation table** and obtain **excitation** and **output functions** from their respective tables
5. Draw a **circuit diagram**

# Synthesis of Synchronous Sequential Circuits

**One-input/one-output sequence detector:** produces output value 1 every time sequence 0101 is detected, else 0

- Example: 010101 -> 000101

**State diagram and state table:**




PS	$NS, z$	
	$x = 0$	$x = 1$
A	B, 0	A, 0
B	B, 0	C, 0
C	D, 0	A, 0
D	B, 0	C, 1

# Synthesis of Synchronous Sequential Circuits

**One-input/one-output sequence detector:** produces output value 1 every time sequence 0101 is detected, else 0

- Example: 010101 -> 000101

**State diagram and state table:**



PS	NS, z	
	x = 0	x = 1
A	B, 0	A, 0
B	B, 0	C, 0
C	D, 0	A, 0
D	B, 0	C, 1


**Transition and output tables:**

$y_1y_2$	$Y_1Y_2$		z	
	x = 0	x = 1	x = 0	x = 1
$A \rightarrow 00$	01	00	0	0
$B \rightarrow 01$	01	11	0	0
$C \rightarrow 11$	10	00	0	0
$D \rightarrow 10$	01	11	0	1


# D Latch – The Latch of Your Life

The next state of the  $D$  latch is equal to its present excitation:

$$y(t+1) = D(t)$$



(a) Block diagram.



(b) Transforming the JK latch to the D latch.

## D Flip-Flop

<b>D</b>	<b>Q(<i>t</i> + 1)</b>	
0	0	Reset
1	1	Set

## Excitation Table

Q( <i>t</i> )	Q( <i>t</i> +1)	D
0	0	0
0	1	1
1	0	0
1	1	1

# Synthesis of Synchronous Sequential Circuits

- Let us use DFF as our state elements
- We need 2 DFFs as our state is 2 bit
- Now how to set the inputs of the DFFs??

Excitation Table

$Q(t)$	$Q(t+1)$	$D$
0	0	0
0	1	1
1	0	0
1	1	1

$y_1y_2$	$Y_1Y_2$		$z$	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$A \rightarrow 00$	01	00	0	0
$B \rightarrow 01$	01	11	0	0
$C \rightarrow 11$	10	00	0	0
$D \rightarrow 10$	01	11	0	1

# Synthesis of Synchronous Sequential Circuits

- Let us use DFF as our state elements
- We need 2 DFFs as our state is 2 bit
- Now how to set the inputs of the DFFs??

Excitation Table


Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

$y_1y_2$	$Y_1Y_2$		$z$		D(Y1)		D(Y2)	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$A \rightarrow 00$	01	00	0	0	0	0	1	0
$B \rightarrow 01$	01	11	0	0	0	1	1	1
$C \rightarrow 11$	10	00	0	0	1	0	0	0
$D \rightarrow 10$	01	11	0	1	0	1	1	1

# Synthesis of Synchronous Sequential Circuits

## Excitation Table

$Q(t)$	$Q(t+1)$	$D$
0	0	0
0	1	1
1	0	0
1	1	1



$y_1y_2$	$Y_1Y_2$		$z$		D( $Y_1$ )		D( $Y_2$ )	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$A \rightarrow 00$	00	01	00	0	0	0	1	0
$B \rightarrow 01$	01	01	11	0	0	0	1	1
$C \rightarrow 11$	11	10	00	0	0	1	0	0
$D \rightarrow 10$	10	01	11	0	1	1	1	1

# Synthesis of Synchronous Sequential Circuits

## Excitation Table

$Q(t)$	$Q(t+1)$	$D$
0	0	0
0	1	1
1	0	0
1	1	1

(b)  $Y_1$  map.

$y_1y_2 \backslash x$	0	1
00		
01		1
11	1	
10		1

(c)  $Y_2$  map.

$y_1y_2 \backslash x$	0	1
00	1	
01	1	1
11		
10	1	1



$y_1y_2$	$Y_1Y_2$		$z$	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$A \rightarrow 00$	00	01	0	0
$B \rightarrow 01$	01	11	0	0
$C \rightarrow 11$	11	00	0	0
$D \rightarrow 10$	10	01	0	1

$D(Y1)$		$D(Y2)$	
$x = 0$	$x = 1$	$x=0$	$x=1$
0	0	1	0
0	1	1	1
1	0	0	0
0	1	1	1

# Synthesis of Synchronous Sequential Circuits

## Excitation Table


$Q(t)$	$Q(t+1)$	$D$
0	0	0
0	1	1
1	0	0
1	1	1



# Synthesis of Synchronous Sequential Circuits

Excitation Table

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1




$$z = xy_1y_2, \\ Y_1 = x'y_1y_2 + xy_1'y_2 + xy_1y_2, \\ Y_2 = y_1y_2' + x'y_1' + y_1'y_2$$

$y_1y_2$	$Y_1Y_2$		$z$		$D(Y_1)$		$D(Y_2)$	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$A \rightarrow 00$	00	01	0	0	0	0	1	0
$B \rightarrow 01$	01	01	0	0	0	1	1	1
$C \rightarrow 11$	11	10	0	0	1	0	0	0
$D \rightarrow 10$	10	01	0	1	0	1	1	1

# Synthesis of Synchronous Sequential Circuits

Excitation Table

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1




$$z = xy_1y_2,$$

$$Y_1 = x'y_1y_2 + xy_1'y_2 + xy_1y_2,$$

$$Y_2 = y_1y_2' + x'y_1' + y_1'y_2$$

Logic Diagram



$y_1y_2$	$Y_1Y_2$		$z$	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$A \rightarrow 00$	01	00	0	0
$B \rightarrow 01$	01	11	0	0
$C \rightarrow 11$	10	00	0	0
$D \rightarrow 10$	01	11	0	1

	D( $Y_1$ )		D( $Y_2$ )	
	$x = 0$	$x = 1$	$x=0$	$x=1$
	0	0	1	0
	0	1	1	1
	1	0	0	0
	0	1	1	1

# Synthesis of Synchronous Sequential Circuits

Another state assignment:

$y_1y_2$	$Y_1Y_2$		$z$	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$A \rightarrow 00$	01	00	0	0
$B \rightarrow 01$	01	10	0	0
$C \rightarrow 10$	11	00	0	0
$D \rightarrow 11$	01	10	0	1

$$z = xy_1y_2$$


$$Y_1 = x'y_1y_2' + xy_2$$

$$Y_2 = x'$$

# Binary Counter

**One-input/one-output modulo-8 binary counter:** produces output value 1 for every eighth input 1 value

**State diagram and state table:**



PS	NS		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$S_0$	$S_0$	$S_1$	0	0
$S_1$	$S_1$	$S_2$	0	0
$S_2$	$S_2$	$S_3$	0	0
$S_3$	$S_3$	$S_4$	0	0
$S_4$	$S_4$	$S_5$	0	0
$S_5$	$S_5$	$S_6$	0	0
$S_6$	$S_6$	$S_7$	0	0
$S_7$	$S_7$	$S_0$	0	1


# Binary Counter

**Transition and output tables:**

PS $y_3y_2y_1$	NS		z		$T_3T_2T_1$	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$	$x = 0$	$x = 1$
000	000	001	0	0	000	001
001	001	010	0	0	000	011
010	010	011	0	0	000	001
011	011	100	0	0	000	111
100	100	101	0	0	000	001
101	101	110	0	0	000	011
110	110	111	0	0	000	001
111	111	000	0	1	000	111


**Excitation table for  $T$**

Circuit change		Required value $T$
From:	To:	
0	0	0
0	1	1
1	0	1
1	1	0



# Binary Counter with SR Flip Flops

PS $y_3y_2y_1$	NS		z		$x = 0$			$x = 1$		
	$x = 0$	$x = 1$	$x = 0$	$x = 1$	$S_3R_3$	$S_2R_2$	$S_1R_1$	$S_3R_3$	$S_2R_2$	$S_1R_1$
000	000	001	0	0	0-	0-	0-	0-	0-	10
001	001	010	0	0	0-	0-	-0	0-	10	01
010	010	011	0	0	0-	-0	0-	0-	-0	10
011	011	100	0	0	0-	-0	-0	10	01	01
100	100	101	0	0	-0	0-	0-	-0	0-	10
101	101	110	0	0	-0	0-	-0	-0	10	01
110	110	111	0	0	-0	-0	0-	-0	-0	10
111	111	000	0	1	-0	-0	-0	01	01	01



Excitation table for SR flip-flops and logic diagram:

Circuit change		Required value	
From:	To:	S	R
0	0	0	-
0	1	1	0
1	0	0	1
1	1	-	0

$$\begin{aligned}
 S_1 &= xy_1, & y_1 & \\
 R_1 &= xy_1 \\
 S_2 &= xy_1y_2, & y_2 & \\
 R_2 &= xy_1y_2 \\
 S_3 &= xy_1y_2y_3, \\
 R_3 &= z = xy_1y_2y_3
 \end{aligned}$$

# But...Life is Beautiful End of the day...

```
always @(posedge clk) begin
    if (rst)
        count <= 3'b000;      // Reset to 0
    else if (count == 3'b111) // If 7, wrap back to 0
        count <= 3'b000;
    else
        count <= count + 1'b1; // Increment
end
```

```
// SR Flip-Flop with synchronous reset

module sr_flip_flop (
    input wire clk,
    input wire reset,
    input wire s,
    input wire r,
    output reg q
);
    always @ (posedge clk) begin
        if (reset)
            q <= 1'b0;
        else begin
            if (s & ~r)      q <= 1'b1; // Set
            else if (~s & r) q <= 1'b0; // Reset
            // Hold if s=0, r=0
        end
    end
endmodule
```

```
// 3-bit synchronous up counter with enable 'x'
module sync_counter_3bit_sr_enable (
    input wire clk,
    input wire reset,
    input wire x,      // Enable input
    output wire [3:1] y // Output: y1 (LSB), y2, y3 (MSB)
);

```

```
wire s1, r1, s2, r2, s3, r3;
```

```
wire y1_internal, y2_internal, y3_internal;
```

```
// Next state logic with enable 'x'
```

```
assign s1 = x & ~y1_internal;
```

```
assign r1 = x & y1_internal;
```

```
assign s2 = x & y1_internal & ~y2_internal;
```

```
assign r2 = x & y1_internal & y2_internal;
```

```
assign s3 = x & y1_internal & y2_internal & ~y3_internal;
```

```
assign r3 = x & y1_internal & y2_internal & y3_internal;
```

```
// SR Flip-Flops
```

```
sr_flip_flop ff1 (.clk(clk), .reset(reset), .s(s1), .r(r1), .q(y1_internal));
```

```
sr_flip_flop ff2 (.clk(clk), .reset(reset), .s(s2), .r(r2), .q(y2_internal));
```


```
sr_flip_flop ff3 (.clk(clk), .reset(reset), .s(s3), .r(r3), .q(y3_internal));
```

```
assign y[1] = y1_internal;
```

```
assign y[2] = y2_internal;
```

```
assign y[3] = y3_internal;
```

```
endmodule
```



# Generic Template for Writing State Machines

```
module simple_counter(clk,rst, enable, out);
    input clk;
    input rst;
    input enable;



    output reg out;

    reg [<num_state_bits>:0] state, nxt_state;
    parameter S0 = 2'b00;
    parameter S1 = 2'b01;
    parameter S2 = 2'b10;
    parameter S3 = 2'b11;
    parameter S4 = ...
    :
    :
```

```
always @ (posedge clk) begin
    if (rst) begin
        state <= S0;
    end
    else if (enable) begin
        state <= nxt_state;
    end
end
```


```
always@(*) begin
    case(state)
        S0:
            begin
                If (<inp_sig == 1>) begin
                    nxt_state = S1;
                    out = 0;
                end
            end
        S1:
            begin
                nxt_state = S2;
                out = 1;
            end
        :
        :
        default:
            begin
                nxt_state = S0;
                out = 0;
            end
    endcase
end
endmodule
```

# Mealy and Moore Machines




# Example: 01/10 Detector

Moore



reset	input	current state	next state	current output
1	-	-	A	0
0	0	A	B	0
0	1	A	C	0
0	0	B	B	0
0	1	B	D	0
0	0	C	E	0
0	1	C	C	0
0	0	D	E	1
0	1	D	C	1
0	0	E	B	1
0	1	E	D	1


Mealy



reset	input	current state	next state	current output
1	-	-	A	0
0	0	A	B	0
0	1	A	C	0
0	0	B	B	0
0	1	B	C	1
0	0	C	B	1
0	1	C	C	0


# Registers: Your Main Sequential Element

- 4-bit register
- Asynchronous Reset
- On a clock tick, the data in I<sub>0</sub>, I<sub>1</sub>, I<sub>2</sub>, I<sub>3</sub> gets available in A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>, A<sub>3</sub>.




# Registers: Your Main Sequential Element

- 4-bit register with parallel load
- Asynchronous Reset
- The main difference from the previous design is that in the former case the stored data deliberately changes at every clock tick. But here we have a control through the *Load* line.
- This is your “**the building block**”



# Shift Registers

- Shift the bits left and right
- Again, very easy to write in Verilog



# Sequential Circuit as a Controller

**Control element:** streamlines computation by providing appropriate control signals

**Example:** digital system that computes the value of  $(4a + b)$  modulo 16

- $a, b$ : four-bit binary number
- 4-bit output


**First let's decide what are the components needed**

# Sequential Circuit as a Controller

**Control element:** streamlines computation by providing appropriate control signals

**Example:** digital system that computes the value of  $(4a + b)$  modulo 16

- $a, b$ : four-bit binary number
  - $X$ : register containing four flip-flops
  - A 4-bit parallel adder
- 
- $x$ : number stored in  $X$
  - Register can be loaded with: either  $b$  or  $a + x$
  - **But we have to stop after 4 additions — who tells that??**




# Sequential Circuit as a Controller

**Control element:** streamlines computation by providing appropriate control signals

**Example:** digital system that computes the value of  $(4a + b)$  modulo 16

- $a, b$ : four-bit binary number
- $X$ : register containing four flip-flops
- A 4-bit parallel adder
- $x$ : number stored in  $X$
- Register can be loaded with: either  $b$  or  $a + x$
- **But we have to stop after 4 additions — who tells that??**
- $K$ : modulo-4 binary counter, whose output  $L$  equals 1 whenever the count is 3 modulo 4 — **but where does it connect to??**




# Sequential Circuit as a Controller

**Control element:** streamlines computation by providing appropriate control signals

**Example:** digital system that computes the value of  $(4a + b)$  modulo 16

- $a, b$ : four-bit binary number
- $X$ : register containing four flip-flops
- A 4-bit parallel adder
- $x$ : number stored in  $X$
- Register can be loaded with: either  $b$  or  $a + x$
- **But we have to stop after 4 additions — who tells that??**
- $K$ : modulo-4 binary counter, whose output  $L$  equals 1 whenever the count is 3 modulo 4 — **but where does it connect to??**




# Sequential Circuit as a Controller


**Control element:** streamlines computation by providing appropriate control signals

**Example:** digital system that computes the value of  $(4a + b)$  modulo 16

- $a, b$ : four-bit binary number
- $X$ : register containing four flip-flops
- A 4-bit parallel adder
- $x$ : number stored in  $X$
- Register can be loaded with: either  $b$  or  $a + x$
- **But we have to stop after 4 additions — who tells that??**
- $K$ : modulo-4 binary counter, whose output  $L$  equals 1 whenever the count is 3 modulo 4 — **but where does it connect to??**
- **We need another sequential circuit as a controller to the circuit**




# General View of a Hardware



# Sequential Circuit as a Controller

**Sequential circuit  $M$ :**

- Input  $u$ : initiates computation
- Input  $L$ : gives the count of  $K$
- Outputs:  $\alpha, \beta, \gamma, z$
- When  $\alpha = 1$ : contents of  $b$  transferred to  $X$
- When  $\beta = 1$ : values of  $x$  and  $a$  added and transferred back to  $X$
- When  $\gamma = 1$ : count of  $K$  increased by 1
- $z = 1$ : whenever final result available in  $X$





# Sequential Circuit as a Controller

## Sequential circuit $M$ :


- $K, u, z$ : initially at 0
  - When  $u = 1$ : computation starts by setting  $\alpha = 1$ 
    - Causes  $b$  to be loaded into  $X$
  - To add  $a$  to  $x$ : set  $\beta = 1$  and  $\gamma = 1$  to keep track of the number of times  $a$  has been added to  $x$
  - After four such additions:  $z = 1$  and the computation is complete
  - At this point:  $K = 0$  to be ready for the next computation

## State diagram:





# Sequential Circuit as a Controller

State assignment, transition table, maps and logic diagram:




PS $y_1y_2$	NS $Y_1Y_2$
00	$0u$
01	11
11	$1L'$
10	00

(a) Transition table.




(b) Maps for  $Y_1$  and  $Y_2$ .

$$\begin{aligned}\alpha &= y_1'y_2 \\ \beta &= \gamma = y_1y_2 \\ z &= y_1y_2' \\ Y_1 &= y_2 \\ Y_2 &= y_1'y_2 + uy_1' + L'y_2\end{aligned}$$



(c) Logic diagram.

# General View of a Hardware



# Binary GCD Algorithm

**Input:** Integers  $u$  and  $v$

**Output:** Greatest Common Divisor of  $u$  and  $v$ :  $z = \gcd(u, v)$

```
1 while ( $u \neq v$ ) do
2     if  $u$  and  $v$  are even then
3          $z = 2\gcd(u/2, v/2)$ 
4     end
5     else if ( $u$  is odd and  $v$  is even) then
6          $z = \gcd(u, v/2)$ 
7     end
8     else if ( $u$  is even and  $v$  is odd) then
9          $z = \gcd(u/2, v)$ 
10    end
11    else
12        if ( $u \geq v$ ) then
13             $z = \gcd((u - v)/2, v)$ 
14        end
15        else
16             $z = \gcd(u, (v - u)/2)$ 
17        end
18    end
19 end
```

# Binary GCD Algorithm: Closer to Hardware

**Input:** Integers  $u$  and  $v$

**Output:** Greatest Common Divisor of  $u$  and  $v$ :  $z = \gcd(u, v)$

```
1 while ( $u \neq v$ ) do
2   if  $u$  and  $v$  are even then
3      $z = 2\gcd(u/2, v/2)$ 
4   end
5   else if ( $u$  is odd and  $v$  is even) then
6      $z = \gcd(u, v/2)$ 
7   end
8   else if ( $u$  is even and  $v$  is odd) then
9      $z = \gcd(u/2, v)$ 
10  end
11  else
12    if ( $u \geq v$ ) then
13       $z = \gcd((u - v)/2, v)$ 
14    end
15    else
16       $z = \gcd(u, (v - u)/2)$ 
17    end
18  end
19 end
```

**Input:** Integers  $u$  and  $v$

**Output:** Greatest Common Divisor of  $u$  and  $v$ :  $z = \gcd(u, v)$

```
1 register  $X_R, Y_R$ ;
2  $X_R = u; Y_R = v; count = 0$ ;
3 while ( $X_R \neq Y_R$ ) do
4   if ( $X_R[0] = 0$  and  $Y_R[0] = 0$ ) then
5      $X_R = \text{right shift}(X_R)$ 
6      $Y_R = \text{right shift}(Y_R)$ 
7      $count = count + 1$ 
8   end
9   else if ( $X_R[0] = 1$  and  $Y_R[0] = 1$ ) then
10     $Y_R = \text{right shift}(Y_R)$ 
11  end
12  else if ( $X_R[0] = 0$  and  $Y_R[0] = 1$ ) then
13     $X_R = \text{right shift}(X_R)$ 
14  end
15  else
16    if ( $X_R \geq Y_R$ ) then
17       $X_R = \text{right shift}(X_R - Y_R)$ 
18    end
19    else
20       $Y_R = \text{right shift}(Y_R - X_R)$ 
21    end
22  end
23  while ( $count > 0$ ) do
24     $X_R = \text{left shift}(X_R)$ 
25     $count = count - 1$ 
26 end
```

# Binary GCD Algorithm: Closer to Hardware

**Input:** Integers  $u$  and  $v$

**Output:** Greatest Common Divisor of  $u$  and  $v$ :  $z = \gcd(u, v)$

```
1 while ( $u \neq v$ ) do
2   if  $u$  and  $v$  are even then
3      $z = 2\gcd(u/2, v/2)$ 
4   end
5   else if ( $u$  is odd and  $v$  is even) then
6      $z = \gcd(u, v/2)$ 
7   end
8   else if ( $u$  is even and  $v$  is odd) then
9      $z = \gcd(u/2, v)$ 
10  end
11  else
12    if ( $u \geq v$ ) then
13       $z = \gcd((u - v)/2, v)$ 
14    end
15    else
16       $z = \gcd(u, (v - u)/2)$ 
17    end
18  end
19 end
```

How to interpret as hardware?

Keep the  
count of the  
2's getting  
multiplied

**Input:** Integers  $u$  and  $v$

**Output:** Greatest Common Divisor of  $u$  and  $v$ :  $z = \gcd(u, v)$

```
1 register  $X_R, Y_R$ ;
2  $X_R = u; Y_R = v; count = 0$ ;
3 while ( $X_R \neq Y_R$ ) do
4   if ( $X_R[0] = 0$  and  $Y_R[0] = 0$ ) then
5      $X_R = \text{right shift}(X_R)$ 
6      $Y_R = \text{right shift}(Y_R)$ 
7      $count = count + 1$ 
8   end
9   else if ( $X_R[0] = 1$  and  $Y_R[0] = 1$ ) then
10     $Y_R = \text{right shift}(Y_R)$ 
11  end
12  else if ( $X_R[0] = 0$  and  $Y_R[0] = 1$ ) then
13     $X_R = \text{right shift}(X_R)$ 
14  end
15  else
16    if ( $X_R \geq Y_R$ ) then
17       $X_R = \text{right shift}(X_R - Y_R)$ 
18    end
19    else
20       $Y_R = \text{right shift}(Y_R - X_R)$ 
21    end
22  end
23  while ( $count > 0$ ) do
24     $X_R = \text{left shift}(X_R)$ 
25     $count = count - 1$ 
26 end
```

# Constructing the Datapath

**Input:** Integers  $u$  and  $v$

**Output:** Greatest Common Divisor of  $u$  and  $v$ :  $z = \gcd(u, v)$

```
1 register  $X_R, Y_R$ ;  
2  $X_R = u; Y_R = v; count = 0$ ;  
3 while ( $X_R \neq Y_R$ ) do  
4   if ( $X_R[0] = 0$  and  $Y_R[0] = 0$ ) then  
5      $X_R = \text{right shift}(X_R)$   
6      $Y_R = \text{right shift}(Y_R)$   
7      $count = count + 1$   
8   end  
9   else if ( $X_R[0] = 1$  and  $Y_R[0] = 1$ ) then  
10     $Y_R = \text{right shift}(Y_R)$   
11  end  
12 else if ( $X_R[0] = 0$  and  $Y_R[0] = 1$ ) then  
13    $X_R = \text{right shift}(X_R)$   
14 end  
15 else  
16   if ( $X_R \geq Y_R$ ) then  
17      $X_R = \text{right shift}(X_R - Y_R)$   
18   end  
19   else  
20      $Y_R = \text{right shift}(Y_R - X_R)$   
21   end  
22 end  
23 while ( $count > 0$ ) do  
24    $X_R = \text{left shift}(X_R)$   
25    $count = count - 1$   
26 end
```

- **Required hardware components**

- Two Registers for holding  $u$  and  $v$  (sequential)

- **Datapath elements**

- Subtractor
- Complementer
- Right shifter
- Left shifter
- Counter (sequential)
- Multiplexors — to route the control signals


# Constructing the Controller

```
1 register  $X_R, Y_R$ ;  
2  $X_R = u; Y_R = v; count = 0$ ; /* State 0 */  
3 while ( $X_R \neq Y_R$ ) do  
4   if ( $X_R[0] = 0$  and  $Y_R[0] = 0$ ) then /* State 1 */  
5      $X_R = \text{right shift}(X_R)$   
6      $Y_R = \text{right shift}(Y_R)$   
7      $count = count + 1$   
8   end  
9   else if ( $X_R[0] = 1$  and  $Y_R[0] = 1$ ) then /* State 2 */  
10     $Y_R = \text{right shift}(Y_R)$   
11  end  
12  else if ( $X_R[0] = 0$  and  $Y_R[0] = 1$ ) then /* State 3 */  
13     $X_R = \text{right shift}(X_R)$   
14  end  
15  else /* State 4 */  
16    if ( $X_R \geq Y_R$ ) then  
17       $X_R = \text{right shift}(X_R - Y_R)$   
18    end  
19    else  
20       $Y_R = \text{right shift}(Y_R - X_R)$   
21    end  
22 end  
23 while ( $count > 0$ ) do /* State 5 */  
24    $X_R = \text{left shift}(X_R)$   
25    $count = count - 1$   
26 end
```

- **Observation**

- Whenever there is an if-else block, we allocate a state
- **Why? Because they dictate the control flow**
- The while loop is handled by the counter
- Give the counter value to the controller and it tells you when to stop
- **Note:** there might be cases when you have no if-else statements, but you have to sequentialize the computation
  - Remember the  $4a+b$  example.
  - Whenever you need to sequentialise, allocate states.

# Constructing the Hardware Diagram



**Input:** Integers  $u$  and  $v$

**Output:** Greatest Common Divisor of  $u$  and  $v$ :  $z = \gcd(u, v)$

```

1 register  $X_R, Y_R$ ;
2  $X_R = u; Y_R = v; count = 0$ ;
3 while ( $X_R \neq Y_R$ ) do
4   if ( $X_R[0] = 0$  and  $Y_R[0] = 0$ ) then
5      $X_R = \text{right shift}(X_R)$ 
6      $Y_R = \text{right shift}(Y_R)$ 
7      $count = count + 1$ 
8   end
9   else if ( $X_R[0] = 1$  and  $Y_R[0] = 1$ ) then
10     $Y_R = \text{right shift}(Y_R)$ 
11  end
12  else if ( $X_R[0] = 0$  and  $Y_R[0] = 1$ ) then
13     $X_R = \text{right shift}(X_R)$ 
14  end
15  else
16    if ( $X_R \geq Y_R$ ) then
17       $X_R = \text{right shift}(X_R - Y_R)$ 
18    end
19    else
20       $Y_R = \text{right shift}(Y_R - X_R)$ 
21    end
22  end
23 while ( $count > 0$ ) do
24    $X_R = \text{left shift}(X_R)$ 
25    $count = count - 1$ 
26 end

```

# Constructing the State Transition Table

Present State	Next State					Output Signals										
	0	100	110	101	111	load uv	update $X_R$	update $Y_R$	load $X_R$	load $Y_R$	load_XR after_sub	load_YR after_sub	Update counter	Inc /Dec	left shift	count zero
$S_0$	$S_5$	$S_1$	$S_2$	$S_3$	$S_4$	1	0	0	1	1	0	0	0	—	—	—
$S_1$	$S_5$	$S_1$	$S_2$	$S_3$	$S_4$	0	1	1	1	1	0	0	1	1	—	—
$S_2$	$S_5$	$S_1$	$S_2$	$S_3$	$S_4$	0	0	1	0	1	0	0	0	—	—	—
$S_3$	$S_5$	$S_1$	$S_2$	$S_3$	$S_4$	0	1	0	1	0	0	0	0	—	—	—
$S_4$ $(X_R \geq Y_R)$	$S_5$	$S_1$	$S_2$	$S_3$	$S_4$	0	1	0	1	0	1	0	0	—	—	—
$S_4$ $(X_R < Y_R)$	$S_5$	$S_1$	$S_2$	$S_3$	$S_4$	0	0	1	0	1	0	1	0	—	—	—
$S_5$	$S_5$	$S_5$	$S_5$	$S_5$	$S_5$	0	0	0	0	0	0	0	1	0	1	0

- Controller receives 4 input signals
  - $X_R \neq Y_R$
  - $X_R[0]$
  - $Y_R[0]$
  - $X_R \geq Y_R$
- Count zero is also a control signal, but it goes to the controller can comes back to the MUX as it is. So it was shown as output

**Now go and code it down**