

3C7 DIGITAL SYSTEMS DESIGN LABORATORY

Assignment 01 Report

Department of Electronic and Electrical Engineering



Professor: Dr. Shreejith Shanker

1. Abstract:

The 3C7 Digital Systems Design assignment involves designing and testing a mini–Arithmetic Logic Unit (ALU) and implementing it on the Basys-3 Board. For an understanding of the development and testing of more complex combinational designs in digital systems, this study synthesizes knowledge from earlier laboratories. The ALU must perform specific functions on two 6-bit inputs in 2's complement format, producing a 6-bit output and various operations based on the input function code. The assignment emphasizes the importance of understanding and applying digital design principles in a practical context to implement a suitable FPGA design.

Submitted By: Shreshtha Kamboj

23364317

Submission Date: 09/03/2024

2. Introduction:

This assignment's objectives were to gather all the knowledge from previous labs to design a Verilog module to implement various functions using an arithmetic logic unit (ALU). An ALU has a varied range of functionality but in this assignment, we use it to take input two 6-bit binary numbers A & B and give output a 6-bit binary number X in 2's complement form. We do both testing it on the Basys 3 Board and running its behavioural simulation to draw certain conclusions by observing its output. We also look at previous lab session's implementation in the appendices section in the end.

3. Implementation:

We implement various logical operations on two 6-bit input binary numbers and use the logic's build in previous lab sessions for implementation in this assignment.

4. Sources:

The Design sources consists of topmodule_testbench module which inherits the properties of other instantiations of modules shown below:



Fig 4.1 Design Sources

The constraints, Simulation sources, and utility sources are as shown below:

```
∨ □ Constraints (1)
   ■ Basys3_Master.xdc
∨ □ Simulation Sources (1)

∨ □ sim 1 (1)

✓ ● ∴ topmodule testbench (ass01testbench.v) (1)

           ∨ ● uut : topmodule (topmodule.v) (6)
              > add: six bit ripple adder (six bit ripple adder.v) (6)
               > • sub: six_bit_ripple_adder (six_bit_ripple_adder.v) (6)
               > NegA: six_bit_ripple_adder (six_bit_ripple_adder.v) (6)
               > NegB: six bit ripple adder (six bit ripple adder.v) (6)
                 ab_xnor : AxnorB (AxnorB.v)
               > • It : gt_eq (gt_eq.v) (8)

∨ □ Utility Sources (1)

∨ □ utils_1 (1)

        V Design Checkpoint (1)
             ■ topmodule.dcp
```

Fig 4.2 Constraints, Simulation Sources, Utility Sources

File directory is as follows:




Fig 4.3 File Directory

5. Schematics Generated:




Fig 5.1 Elaborated Design






Fig 5.2 Implemented Device

Fig 5.3 Implemented Package

6. Code Snippets:

We have included the following modules in this assignment to correctly implement the given task:-

- topmodules.v
- ass01testbench.v
- six bit ripple adder.v
- AxnorB.v
- gt.v
- gt_eq.v
- eq1.v
- eq2.v
- Basys3_Master.xdc

 $C:/Users/kambo/3C7Lab/Assignment\ 1/project_ass1/project_ass1.srcs/sources_1/new/topmodule.volume. The project_ass1 is a substitution of the project_ass2 is a substitution of the pro$

C:/Users/kambo/3C7Lab/Assignment 1/project_ass1/project_ass1.srcs/sources_1/new/topmodule.v

```
Q 🛗 ← → 🐰 🛅 🛍 🗙 // 🖩 🗘
      // Negation B
  26 six_bit_ripple_adder NegB(.x(6'b000000), .y(B), .sel(1'bl), .overflow(NegB_overflow), .c_out(NegB_cout), .sum(Neg_B));
  28
      // A XNOR B
  29 AxnorB ab xnor(.a(A), .b(B), .value(sum xnor));
  31
      // A less than B
  32 gt_eq lt(.a({2'b00, A}),.b({2'b00, B}),.answer(lt_true),.equal(lt_eq),.greater(lt_gr));
  34
      always @(*) begin
  35
          case(fxn)
             3'b000: begin // Pass A
                 led = A;
                 bool = 1'b0;
  38
                 c_out = 0;
  40
                 overflow = 0;
  41
             3'b001: begin // Pass B
  43
                 led = B;
                 bool = 1'b0;
  44
                 c_out = 0;
                 overflow = 0;
  47
 C:/Users/kambo/3C7Lab/Assignment\ 1/project\_ass1/project\_ass1.srcs/sources\_1/new/topmodule.v \\ \frac{66}{67} 
                                                                               3'b101: begin // A XNOR B
                                                                                    led = sum_xnor;
                                                                     68
                                                                                     bool = 1'b0;
c_out = 0;
                                                                     69
48
            3'b010: begin // Neg A
                                                                                     overflow = 0;
                                                                     70
               led = Neg_A;
               bool = 1'b0;
                                                                               3'b110: begin // Add
51
               c out = NegA cout;
                                                                     73
                                                                                     led = sum add;
                                                                                     bool = 1'b0;
52
               overflow = NegA overflow;
                                                                     74
                                                                     75
                                                                                     c_out = c_out_add;
54
          3'b011: begin // Neg B
                                                                                     overflow = overflow_add;
               led = Neg B;
                                                                     77
                                                                                end
56
               bool = 1'b0;
                                                                     78
                                                                               3'b111: begin // Subtract
               c_out = NegB_cout;
57
                                                                     79
                                                                                   led = sum sub;
58
               overflow = NegB_overflow;
                                                                     80
                                                                                     bool = 1'b0;
59
         end
3'b100: begin // A < B
           end
                                                                     81
                                                                                     c_out = c_out_sub;
60
                                                                     82
                                                                                     overflow = overflow_sub;
61
               led = 6'b0000000;
                                                                               end
                                                                     83 :
               bool = ~lt_true;
                                                                     84
                                                                             endcase
63
               c_out = 0;
                                                                     85 end
64
               overflow = 0;
65 ¦
                                                                     87 : endmodule
```

Fig 6.1 Module having instantiations of other modules

C:/Users/kambo/3C7Lab/Assignment 1/project_ass1/project_ass1.srcs/sources_1/new/ass01testbench.v

```
`timescale 1ns / 1ps
    // Testbench file to run behavioural simulations
    module topmodule_testbench;
4
       reg [5:0] A, B;
5
       reg [2:0] fxn;
       wire [5:0] led:
       wire bool;
8
       wire c out;
9
       wire overflow;
       // Instantiate the Unit Under Test (UUT)
       topmodule\ uut(.A(A),\ .B(B),\ .fxn(fxn),\ .led(led),\ .bool(bool),\ .c\_out(c\_out),\ .overflow(overflow));
       initial begin
13
14
          // Initialize Inputs
1.5
          A = 0;
16
          B = 0:
17 !
          fxn = 0;
18
19
           // Test pass A
20
           #10;
          fxn = 3'b000;
           A = 6'b101100;
22
23 :
           B = 6'bx;
```

C:/Users/kambo/3C7Lab/Assignment 1/project_ass1/project_ass1.srcs/sources_1/new/ass01testbench.v C:/Users/kambo/3C7Lab/Assignment 1/project_ass1/project_ass1.srcs/sources_1/new/ass01testbench.v $\mathsf{Q} \mid \blacksquare \mid \, \spadesuit \mid \, \nearrow \mid \, X \mid \, \blacksquare \mid \, \blacksquare \mid \, \mathsf{X} \mid \, / \! / \mid \, \blacksquare \mid \, \mathsf{Q} \mid$ 49 ! // Test A XNOR B // Test pass B #10; 50 #10; fxn = 3'b001; A = 6'bx; fxn = 3'b101;52 A = 6'b101100;28 29 B = 6'b101100;B = 6'b010101;// Test addition // Test Negate A #10; fxn = 3'b110; 56 32 #10: fxn = 3'b010;33 57 A = 6'b101100;34 35 $A = \sim 6'b101100;$ 59 B = 6'b001000;B = 6'b000001;60 // Test Negate B 61 // Test subtraction #10; fxn = 3'b011; 38 #10; fxn = 3'b111; 39 63 A = 6'b101100; A = 6'b0000000;64 40 41 42 66 ! 43 67 // Test A < B / Complete the simulation #10; fxn = 3'b100; 68 #10: 45 69 Sfinish: 71 🖨 endmodule B = 6'b110110;

Fig 6.2 Testbench Module having test vectors

```
C:/Users/kambo/3C7Lab/project\_labC/project\_labC.srcs/sources\_1/new/six\_bit\_ripple\_adder.volume. The project\_labC is a constant of the project\_labC.srcs/sources\_1/new/six\_bit\_ripple\_adder.volume. The project\_labC is a constant of the project\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC.srcs/sources\_1/new/six\_bit\_labC
 Q | 🛗 | 🐟 | 🖈 | 🐰 | 🛅 | 🔁 | 🗶 | // | 📰 | 9
   1
                `timescale 1ns / 1ps
               //Module for 6 bit ripple adder/subtractor
   3
              module six_bit_ripple_adder(
                        input [5:0] x, y, //Inputs to the full adders
input sel, // Select for adder/subtractor
                         output overflow, c_out,
                                                                                                           //Overflow and carry out
                                                                                              //sum of each full adders
   7
                          output [5:0] sum
  8
  9
                          wire carry1, carry2, carry3, carry4, carry5, carry6;
10
                         wire [5:0] b input;
                          // Generate 2's complement if sel is high
11
                         assign b input = y ^ {6{sel}};
                                                                                                                                  //XOR of input and sel
                          // Instantiate 6 full adders
                        FullAdder fa_0 (.a(x[0]), .b(b_input[0]), .cin(sel), .s(sum[0]), .cout(carry1));
14
                         \label{eq:full-Adder} Full-Adder \ fa\_1 \ (.a(x[1]), \ .b(b\_input[1]), \ .cin(carry1), \ .s(sum[1]), \ .cout(carry2));
15
                        FullAdder fa_2 (.a(x[2]), .b(b_input[2]), .cin(carry2), .s(sum[2]), .cout(carry3));
16
                       FullAdder fa_3 (.a(x[3]), .b(b_input[3]), .cin(carry3), .s(sum[3]), .cout(carry4));
FullAdder fa_4 (.a(x[4]), .b(b_input[4]), .cin(carry4), .s(sum[4]), .cout(carry5));
17
18
19
                        FullAdder fa_5 (.a(x[5]), .b(b_input[5]), .cin(carry5), .s(sum[5]), .cout(carry6));
                         // Detect overflow and carry out
20
21
                         assign overflow = carry5 ^ carry6;
22
                         assign c_out = carry6;
23 endmodule
```

Fig 6.3 Module having 6 instantiations of 1-bit Full Adder

C:/Users/kambo/3C7Lab/Assignment 1/project_ass1/project_ass1.srcs/sources_1/new/AxnorB.v

```
Q
    `timescale 1ns / 1ps
2
    //Module for performing XNOR on two 6 bit inputs
3
    module AxnorB(input [5:0] a,b, output [5:0] value);
4
       //Performing bitwise xnor operation and storing result bitwise in value
        assign value[0] = \sim(a[0] ^ b[0]);
5
    assign value[1] = ~(a[1] ^ b[1]);
6
7
       assign value[2] = ~(a[2] ^ b[2]);
       assign value[3] = \sim(a[3] ^ b[3]);
8
       assign value[4] = \sim(a[4] ^ b[4]);
10 ¦
       assign value[5] = \sim(a[5] ^ b[5]);
11 :
    endmodule
```

Fig 6.4 Module having code for xnor operation

C:/Users/kambo/3C7Lab/Assignment 1/project_ass1/project_ass1.srcs/sources_1/new/gt.v

```
Q 🛗 ← → 🐰 🖺 🛍 🗙 // 🖩 🗘
     `timescale 1ns / 1ps
 1
 2
    //Module for greater than logical operation for a 2 bit number
 3
    module gt(input wire [1:0] a, b, output wire ans);
       // Internal wires p1, p2, and p3 declared to hold intermediate results
       wire p1,p2,p3;
 6
       assign p1 = a[1] \& ~b[1]; // p1 is true if the MSB of 'a' is 1 and the MSB of 'b' is 0
                                  // p2 is true if the MSB's of 'a' and 'b' are equal
 7
       assign p2 = a[1] == b[1];
                                    // p3 is true if the LSB of 'a' is 1 and the LSB of 'b' is 0
 8
       assign p3 = a[0] & \sim b[0];
9 🖨
       // a is greater than b if:
10
       // -> The MSB of a is greater than the MSB of b, or
11 🖒
       // -> The MSBs are equal, but the LSB of a is greater than the LSB of b.
12
    assign ans = p1 | (p2 & p3);
13 ! endmodule
```

Fig 6.5 Module having code for 2-bit greater than circuit

Fig 6.6 Module having code for 8-bit greater than circuit

```
C:/Users/kambo/Downloads/LabB-codes/eq2.v
C:/Users/kambo/Downloads/LabB-codes/eq1.v
// Listing 1.4
     // Listing 1.1
                                                          timescale 1ns / 1ps
     `timescale 1ns / 1ps
                                                     3 □ module eq2
 3 □ module eq1
        // I/O ports
                                                                                           // a and b are the two 2-bit numbers to compare
                                                             input wire[1:0] a, b,
                                                                                             // single bit output. Should be high if a adn b the same
        input wire i0, i1,
         output wire eq
                                                            // internal signal declaration, used to wire outpus of the 1 bit comparators
        // signal declaration
11
                                                            // instantiate two 1-bit comparators that we already know are tested and work
                                                           // named instantiation allows us to change order of ports.
eql eq_bit0_unit (.i0(a[0]), .i1(b[0]), .eq(e0));
eql eq_bit1_unit (.eq(e1), .i0(a[1]), .i1(b[1]));
       // sum of two product terms
14 🖨
       assign eq = p0 | p1;
        // product terms
       assign p0 = ~i0 & ~i1;
assign p1 = i0 & i1;
                                                            // a and b are equal if individual bits are equal, which comes from the 1-bit comparators
18
                                                            assign aeqb = e0 & e1;
20 endmodule
                                                    21 A endmodule
```

Fig 6.7 Module for 1-bit comparator and 2-bit comparator

The following image shows the constraints for Basys 3 board implementation. The implementation will be explained in the demonstration section.



Fig 6.8 Constraints File for Basys 3 Board

7. <u>Demonstration</u>

Configuration Device: BASYS 3 (xc7a35tcpg236-1)

Target Language: Verilog



Fig 7.1 Basys 3 Board

SWITCHES - INPUT

LED - INPUT

V17	A[0]	V2	B[2]	U16	LED[0]
V16	A[1]	Т3	B[3]	E19	LED [1]
W16	A[2]	T2	B[4]	U19	LED [2]
W17	A[3]	R3	B[5]	V19	LED [3]
W15	A[4]	U1	fxn[0]	W18	LED [4]
V15	A[5]	T1	fxn[1]	U15	LED [5]
W14	B[0]	R2	fxn[2]	L1	c_out
W13	B[1]	N3	bool	P1	overflow

Table 7.1 Input switched & Output LEDs

The input is taken using the switches assigned. State '0' means OFF and state '1' means ON. The output is generated using LEDs assigned. State '0' means OFF and state '1' means ON.

For fxn values 3'b000, 3'b001, 3'b010, 3'b011, 3'b110 and 3'b111 we have reused the previous code which was implemented in LAB C by instantiating it for different arithmetic and logical operations to be performed in this assignment.

For fxn value 3'b100 we have created a separate module to implement the required logic.

For fxn value 3'b101 we have reused the previous code which was implemented in LAB B by instantiating it for the logic required to be implemented here.

First, we define all the logics across all the modules and then we create a topmodule to work with all these other modules by instantiating them. After all this we generate the bit stream which automatically synthesizes and implements the design. Then we connect the board using open target in hardware manager and after it is connected, we just program the device.

Board Number = 44 Binary Equivalent = 6b'101100

Test Case 1: Displaying A fxn = 3'b000Test Vector A = 6'b101100 Test Vector B = 6'bx Sel = 1'b0




Fig 7.2 fxn = 3'b000 output on Basys 3 Board

Here we observe that whatever value we give to A, it is shown in the output on board irrespective of the value of B. Like we have given A the decimal value 44 in binary and B some random value but we observe that value of A is output on the board by the first six LEDs.

Test Case 2: Displaying B

fxn = 3'b001

Test Vector A = 6'bx

Test Vector B = 6'b101100

Sel = 1'b0




Fig 7.3 fxn = 3'b001 output on Basys 3 Board

Here we observe that whatever value we give to B, it is shown in the output on board irrespective of the value of A. Like we have given B the decimal value 44 in binary and A some random value but we observe that value of A is output on the board by the first six LEDs.

Test Case 3: Displaying Negation of A

fxn = 3'b010

Test Vector $A = \sim 6'b101100$

Test Vector B = 6'b000001

Sel = 1'b0




Fig 7.4 fxn = 3'b010 output on Basys 3 Board

Here we observe that whatever value we give to A, the negation of that value is shown on the board. Like we have given A the decimal value 44 in binary and B the decimal value 1 in binary but we observe that 2's complement value of A is output on the board by the first six LEDs.

Test Case 4: Displaying Negation of B

fxn = 3'b011

Test Vector A = 6'b0000000

Test Vector B = 6'b010001

Sel = 1'b1




Fig 7.5 fxn = 3'b011 output on Basys 3 Board

Here we observe that whatever value we give to B, the negation of that value is shown on the board. Like we have given B the decimal value 17 in binary and A the decimal value 0 in binary but we observe that 2's complement value of B is output on the board by the first six LEDs.

Test Case 5: Displaying A less than B

fxn = 3'b100

Test Vector A = 6'b101100

Test Vector B = 6'b110110




Fig 7.6 fxn = 3'b100 output on Basys 3 Board

Here we observe that the value we give to B and the value we give to A both are being compared and then we see the output on board. Like we have given A the decimal value 44 in binary and B the decimal value 54 in binary so both are being compared and since in this case A is less than B, we get the output on the board by the last LED.

Test Case 6: Displaying A XNOR B

fxn = 3'b101

Test Vector A = 6'b101100 Test Vector B = 6'b010101




Fig 7.7 fxn = 3'b101 output on Basys 3 Board

Here we have performed xnor operation between A and B and the output is shown on board. Like we have given A the decimal value 44 in binary and B the decimal value 21 in binary, then their logical xnor operation is implemented which gives the output on the board by the first six LEDs.

<u>Test Case 7: Displaying A + B</u>

fxn = 3'b011

Test Vector A = 6'b101100

Test Vector B = 6'b001000

Sel = 1'b0




Fig 7.8 fxn = 3'b110 output on Basys 3 Board

Here we have performed addition operation between A and B and the output is shown on board. Like we have given A the decimal value 44 in binary and B the decimal value 8 in binary, then their logical addition operation is implemented which gives the output on the board by the first six LEDs.

Test Case 8: Displaying A - B

fxn = 3'b011

Test Vector A = 6'b101100

Test Vector B = 6'b001000

Sel = 1'b1




Fig 7.9 fxn = 3'b111 output on Basys 3 Board

Here we have performed subtraction operation between A and B and the output is shown on board. Like we have given A the decimal value 44 in binary and B the decimal value 8 in binary, then their logical subtraction operation is implemented which gives the output on the board by the first six LEDs and since a carry is generated, we also see the third to last LED on.

We also designed a testbench module to test these cases using the vectors and thus verify that if the outputs on board are correct or not.



Fig 7.10 Behavioural simulation output on Vivado

Here we are testing various logical and arithmetic operation by using test vectors. A[5:0] & B [5:0] are 6-bit input numbers and fxn[2:0] is the 3-bit input to select the case. For output we have led[5:0], bool, c_out, overflow. We have taken 1 extra input of all zeros to initialize then we have tested for each case. The x signal marked inside red box means no specific input specified. Thus, we verify using this behavioural simulation that all are test cases match as it were on the board.

8. Observations:

Utilization Report, which is produced following the synthesis and implementation phases, provides information on how well our design is utilizing the FPGA's resources. Here we observe that IO resource is utilizing the most percentage of resources, i.e., 23%.




Fig 8.1 Summary of Utilization Report

Power Consumption Report provides information about the target FPGA device's power consumption profile throughout the execution of our design. Here we observe that the total on-chip power is 13.528W and the Junction Temperature is 92.6°C which tells the designer reliability of their FPGA designs and making thermal management strategies to ensure safe operation of device. Here we see that the usage of chip exceeds the junction temperature thus resulting in Thermal Margin of -7.6°C. The figure on right tells us that which parameter utilizes how much of the chip power like in this case I/O utilizes the most power amongst Signals, Logic, and I/O.




Fig 8.2 Summary of Power Report

Design Timing Report provides insights into our design's timing behaviour, including clock limitations, timing violations, and key routes. For a designer, this is the most crucial report because it is only via analysis of this report that he can determine whether he is fulfilling his timing goals. Here we see that we do not get any values because we have not specified any timing constraints for this assignment.




Fig 8.3 Summary of Design Timing

Noise Report is a useful tool for evaluating the noise properties of our FPGA design, spotting any noise-induced errors and signal integrity problems, and putting mitigation plans into practice to improve design performance and reliability.




Fig 8.4 Summary of Noise Report

9. Appendix:

9.1 LAB A:

In this lab session we familiarized with Vivado environment and learnt how to find our way through the software for implementing a behavioural simulation. We got to know how to add modules and create new ones to write Verilog language code. We also learnt how to write a testbench module and how we can specify test vectors. In this assignment we used the knowledge to write testbench file and run the behavioural simulation using the test vectors to analyse our logical implementation's.

9.2 LAB B:

In this lab session we were given two modules eq1.v and eq2.v which had the logic of 1-bit comparator and 2-bit comparator respectively. We used these modules and created some new modules to write code for 8-bit greater than logical circuit. In the first new module that we created gt.v, we wrote the logic for greater than circuit and the other new module gt_eq.v, we used the instantiations of these other modules to finally implement 8-bit comparator. In this assignment we used the knowledge to implement the less than logic for two 6-bit inputs by padding the 6-bit input with 2'b00 to correctly instantiate the gt_eq.v module. Then in the topmodule.v file we take the negation of the output to convert it into less than circuit.

9.3 LAB C:

In this lab session we were given the module fulladder.v which had the code for 1-bit full adder. We created two new modules for the testbench and the 6-bit ripple adder/subtractor. In the six_bit_ripple_adder.v module we instantiated the full adder module 6 times and provided inputs and the sel value to accordingly perform addition/subtraction. In this assignment we used this module directly to implement 6 out of 8 operations.





Fig 9.1 6-Bit Full Ripple Adder/Subtractor Diagram

In the above Circuit diagram, we have created a 6-Bit adder/subtractor which basically adds or subtracts two input binary numbers and gives us the result. Additionally, we are also checking the sum of each individual adder and the overflow of the 6-Bit adder/subtractor.






Fig 9.2 Implemented Device for Lab C

Fig 9.3 Implemented package for Lab C




Fig 9.4 Waveform Indicating 7 test cases

As we can see from the above waveform that few cases do not pass. For test case 1 we observe that a carryout is not expected but the waveform has it. For test case 5 we observe that neither of carryout, overflow, and sum are same as observed. For test case 7 the expected sum is not what is observed in the waveform.

9.4 LAB D:

In this lab session we learnt how to use the Basys 3 Board. We observed how switches can be used to give inputs and how the outputs can be seen represented by the LEDs. We updated the constraints file, i.e., xdc file to assign switches as inputs and LEDs as outputs. In this assignment we used the knowledge to correctly update the xdc file and to see how the board works correctly.

9.5 LAB E:

In this lab session we implemented the code we designed in LAB C on the board to give two 6-bit inputs using the switches and the sel value using the switch. We then observed the resultant sum, carry out, and overflow on the board by the LEDs. In this assignment we used all this knowledge to work our way through to correctly use the board.

10. Conclusion:

The 3C7 Digital Systems Design assignment successfully demonstrated the design, testing, and implementation of a mini–Arithmetic Logic Unit (ALU) on the Basys-3 Board, synthesizing knowledge from previous lab experiences. The assignment demonstrated the capacity to apply logical processes, combine many components, and effectively use the FPGA's resources. Through this exercise, we got hands-on learning, reinforcing our understanding of digital systems design principles. The process of designing a comprehensive testbench, analysing waveforms, and ensuring the functionality of the ALU on hardware provided invaluable practical experience. The generated reports provided insights into the performance of the design, identifying opportunities for future improvements and optimization. These reports included the usage, power consumption, design timing, and noise reports.

11. References:

- Lecture Slides
- Lab materials provided on blackboard
- Basic knowledge of electronics from previous modules
- Doubt clearing from the demonstrators