CISC Design

Hardware Flowchart

Virendra Singh

Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/


E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors



CADSL

Micro-coded Implementation






MIN Instruction Set

- ✓ ADD
- ✓ AND
- ✓ BZ Branch if zero bit is set. (Register Indirect only)
- ✓ LOAD Second operand is source and Rx is destination
- ✓ POP Postincrement with register indirect only
- ✓ PUSH Predecrement with register indirect only
- ✓ STORE
- ✓ SUB
- **✓** TEST



MIN Datapath







CADSL

Flowcharts

ADD RX AR RY


Register-to-Register





ADD RX AI (RY)

Register-to-Memory





Flowcharts

ADD RX AR RY Register-to-Register

 $R \rightarrow R$ ADD edb \rightarrow irf $pc \rightarrow b \rightarrow ao$ $rx \rightarrow a \rightarrow alu$ $ry \rightarrow b \rightarrow alu$ $t1 \rightarrow b \rightarrow ry$ $pc \rightarrow a \rightarrow alu$ $+1 \rightarrow alu$ $t1 \rightarrow b \rightarrow pc$

ADD RX AB (RY) Register-to-Memory

 $R \rightarrow M$ ADD

 $edb \rightarrow irf$ $pc \rightarrow b \rightarrow ao$ edb → di $ry \rightarrow b \rightarrow ao$ $di \rightarrow b \rightarrow alu$ $rx \rightarrow a \rightarrow alu$ $ry \rightarrow b \rightarrow ao$ $t1 \rightarrow a \rightarrow do$ $pc \rightarrow a \rightarrow alu$ $+1 \rightarrow alu$ $t1 \rightarrow b \rightarrow pc$

ExecutionSpeed

Level 1 Flowchart - ADD


ADD RX AR RY Register-to-Register

 $R \rightarrow R$ ADD

$rx \rightarrow a \rightarrow alu$ $ry \rightarrow b \rightarrow alu$	edb \rightarrow irf pc \rightarrow b \rightarrow ao
$t1 \rightarrow b \rightarrow ry$	pc → a → alu +1 → alu
	irf \rightarrow ire t1 \rightarrow b \rightarrow pc

Operation tasks

Housekeeping tasks







Level 1 Flowchart - ADD


ADD RX AI (RY) Register-to-Memory

 $R \rightarrow M$ ADD

edb \rightarrow di	edb \rightarrow irf
ry \rightarrow b \rightarrow ao	pc \rightarrow b \rightarrow ao
$di \rightarrow b \rightarrow alu$	pc → a → alu
$rx \rightarrow a \rightarrow alu$	+1 → alu
$ry \rightarrow b \rightarrow ao$ $t1 \rightarrow a \rightarrow do$	irf \rightarrow ire t1 \rightarrow b \rightarrow pc

Operation tasks

Housekeeping tasks







Merged Level 1 Flowchart - ADD

ADD RX AR RY Register-to-Register


 $R \rightarrow R$ ADD

edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao t1 \rightarrow b \rightarrow ry +1 \rightarrow alu

irf \rightarrow ire t1 \rightarrow b \rightarrow pc

ADD RX AI (RY) Register-to-Memory

R → M ADD



 $t1 \rightarrow a \rightarrow do$

 $t2 \rightarrow b \rightarrow ao$

Merger

- Speed
- Identical states




Merged Level 1 Flowchart - ADD


ADD RX AR RY Register-to-Register

when AO is connected to B (internal) bus only

Do level2 flowchart of the fastest instruction

Point out inadequacy in Datapath





10

Level1 Flowchart

Level1 Flowchart

- At the beginning of instruction execution, IRE is assumed to contain the current instruction
- Instruction execution begins with the address mode sequence
- The execution sequences for Register-to-Register instructions cannot be shared
- The execution sequences for standard dual operand instructions are identical





Thank You





12