

CISC Design

Hardware Flowchart

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors



Lecture 24 (21 Sep 2015)


CADSL

MIN Instruction Set

- ✓ ADD
- ✓ AND
- ✓ BZ – Branch if zero bit is set. (Register Indirect only)
- ✓ LOAD – Second operand is source and Rx is destination
- ✓ POP – Postincrement with register indirect only
- ✓ PUSH – Predecrement with register indirect only
- ✓ STORE
- ✓ SUB
- ✓ TEST



MIN Datapath



Level1 Flowchart

Level1 Flowchart

- At the beginning of instruction execution, IRE is assumed to contain the current instruction
- Instruction execution begins with the address mode sequence
- The execution sequences for Register-to-Register instructions cannot be shared
- The execution sequences for standard dual operand instructions are identical




Level 1 Flowchart- Address Mode Sequences

Base Plus Displacement

$edb \rightarrow di$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$	
$t1 \rightarrow a \rightarrow pc$	
$di \rightarrow b \rightarrow alu$ $ry \rightarrow a \rightarrow alu$	
$edb \rightarrow di$ $t1 \rightarrow b \rightarrow ao, t2$	

Register Indirect

$edb \rightarrow di$ $ry \rightarrow b \rightarrow ao, t2$	
---	--



Level 1 Flowchart - Execution Sequences


Execution sequences with memory operand reference

LOAD

di \rightarrow b \rightarrow rx, t2	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
t2 \rightarrow a \rightarrow alu 0 \rightarrow alu	irf \rightarrow ire t1 \rightarrow b \rightarrow pc

STORE

rx \rightarrow a \rightarrow alu, do t2 \rightarrow b \rightarrow ao 0 \rightarrow alu	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
	irf \rightarrow ire t1 \rightarrow b \rightarrow pc



Level 1 Flowchart - Execution Sequences


Execution sequences with memory operand reference

ADD

$di \rightarrow b \rightarrow alu$ $rx \rightarrow a \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$t1 \rightarrow a \rightarrow do$ $t2 \rightarrow b \rightarrow ao$	$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$

SUB

$di \rightarrow b \rightarrow alu$ $rx \rightarrow a \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$t1 \rightarrow a \rightarrow do$ $t2 \rightarrow b \rightarrow ao$	$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$



Level 1 Flowchart - Execution Sequences


Execution sequences with memory operand reference

AND

$di \rightarrow b \rightarrow alu$ $rx \rightarrow a \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$t1 \rightarrow a \rightarrow do$ $t2 \rightarrow b \rightarrow ao$	$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$

TEST

$di \rightarrow b \rightarrow t2$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$t2 \rightarrow a \rightarrow alu$ $0 \rightarrow alu$	$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$



Level 1 Flowchart - Execution Sequences


Execution sequences for Register-to-Register and special instructions

LOAD

ry \rightarrow a \rightarrow alu, rx 0 \rightarrow alu	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
	irf \rightarrow ire t1 \rightarrow a \rightarrow pc

STORE

rx \rightarrow a \rightarrow alu, ry 0 \rightarrow alu	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
	irf \rightarrow ire t1 \rightarrow a \rightarrow pc



Level 1 Flowchart - Execution Sequences


Execution sequences for Register-to-Register and special instructions

ADD

$rx \rightarrow a \rightarrow alu$ $ry \rightarrow b \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$t1 \rightarrow a \rightarrow ry$	$irf \rightarrow ire$ $t1 \rightarrow a \rightarrow pc$

SUB

$rx \rightarrow a \rightarrow alu$ $ry \rightarrow b \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$t1 \rightarrow a \rightarrow ry$	$irf \rightarrow ire$ $t1 \rightarrow a \rightarrow pc$



Level 1 Flowchart - Execution Sequences


Execution sequences for Register-to-Register and special instructions

POP

$edb \rightarrow di$ $ry \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$di \rightarrow b \rightarrow rx$ $t1 \rightarrow a \rightarrow ry$	$irf \rightarrow ire$ $t1 \rightarrow a \rightarrow pc$

PUSH

$ry \rightarrow a \rightarrow alu$ $-1 \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$rx \rightarrow a \rightarrow do$ $t1 \rightarrow b \rightarrow ao, ry$	$irf \rightarrow ire$ $t1 \rightarrow a \rightarrow pc$




Merged Level 1 Flowchart: Address Mode Sequences

Base Plus Displacement

$edb \rightarrow di$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$	abdm1
$t1 \rightarrow a \rightarrow pc$	abdm2
$di \rightarrow b \rightarrow alu$ $ry \rightarrow a \rightarrow alu$	abdm3
$edb \rightarrow di$ $t1 \rightarrow b \rightarrow ao, t2$	abdm4


Register Indirect

$edb \rightarrow di$ $ry \rightarrow b \rightarrow ao, t2$	adrm1
---	-------




Merged Level 1 Flowchart: Address Mode Sequences



Branch Instruction



Z = 1 (Branch)



Z = 0 (no branch)



Merged Level 1 Flowchart: Execution Sequences

Execution sequences with memory operand reference

LOAD

$di \rightarrow b \rightarrow rx, t2$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$t2 \rightarrow a \rightarrow alu$ $0 \rightarrow alu$	$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$



LOAD


$di \rightarrow b \rightarrow rx, t2$ $edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$	ldrm1
$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$ $t2 \rightarrow a \rightarrow alu$ $0 \rightarrow alu$	ldrm2

Merged Level 1 Flowchart: Execution Sequences

Execution sequences with memory operand reference

STORE

rx \rightarrow a \rightarrow alu, do t2 \rightarrow b \rightarrow ao 0 \rightarrow alu	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
	irf \rightarrow ire t1 \rightarrow b \rightarrow pc



STORE

rx \rightarrow a \rightarrow alu, do t2 \rightarrow b \rightarrow ao 0 \rightarrow alu	strm1
edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu	strm2
irf \rightarrow ire t1 \rightarrow b \rightarrow pc	strm3

Merged Level 1 Flowchart: Execution Sequences

Execution sequences with memory operand reference

ADD, AND, SUB

ADD

di → b → alu rx → a → alu	edb → irf pc → a → alu, ao +1 → alu
t1 → a → do t2 → b → ao	irf → ire t1 → b → pc




di → b → alu rx → a → alu	oprm1
t1 → a → do t2 → b → ao	oprm2
edb → irf pc → a → alu, ao +1 → alu	oprm3
irf → ire t1 → b → pc	oprm4



Merged Level 1 Flowchart: Execution Sequences

Execution sequences with memory operand reference



Merged Level 1 Flowchart: Execution Sequences

Execution sequences for Register-to-Register and special instructions

LOAD

$ry \rightarrow a \rightarrow alu, rx$ $0 \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
	$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$



LOAD

$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $ry \rightarrow a \rightarrow rx, t2$ $+1 \rightarrow alu$	ldrr1
$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$ $t2 \rightarrow a \rightarrow alu$ $0 \rightarrow alu$	ldrr2

Merged Level 1 Flowchart: Execution Sequences

Execution sequences for Register-to-Register and special instructions

STORE

$rx \rightarrow a \rightarrow alu, ry$ $0 \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
	$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$



STORE

$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $rx \rightarrow b \rightarrow ry, t2$ $+1 \rightarrow alu$	strr1
$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$ $t2 \rightarrow a \rightarrow alu$ $0 \rightarrow alu$	strr2

Merged Level 1 Flowchart: Execution Sequences

Execution sequences for Register-to-Register and special instructions

ADD

rx \rightarrow a \rightarrow alu ry \rightarrow b \rightarrow alu	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
t1 \rightarrow a \rightarrow ry	irf \rightarrow ire t1 \rightarrow b \rightarrow pc



ADD, SUB, AND

rx \rightarrow a \rightarrow alu ry \rightarrow b \rightarrow alu	oprr1
edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao t1 \rightarrow a \rightarrow ry +1 \rightarrow alu	oprr2
irf \rightarrow ire t1 \rightarrow a \rightarrow pc	oprr3

Level 1 Flowchart - Execution Sequences

Execution sequences for Register-to-Register and special instructions

POP

$edb \rightarrow di$ $ry \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$	$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$
$di \rightarrow b \rightarrow rx$ $T1 \rightarrow a \rightarrow ry$	$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$




POP

$Edb \rightarrow di$ $Ry \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$	popr1
$di \rightarrow b \rightarrow rx$ $t1 \rightarrow a \rightarrow ry$	popr2
$edb \rightarrow irf$ $pc \rightarrow a \rightarrow alu, ao$ $+1 \rightarrow alu$	popr3
$irf \rightarrow ire$ $t1 \rightarrow a \rightarrow pc$	popr4

Merged Level 1 Flowchart: Execution Sequences

Execution sequences for Register-to-Register and special instructions



Thank You

