RISC Design Memory System Design

Virendra Singh

Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering
Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors



Lecture 40 (29 Oct 2015)



Performance

CPU execution time = (CPU clock cycles + memory stall cycles) x Clock Cycle time

Memory Stall cycles = Number of misses x miss penalty

- = IC x misses/Instruction x miss penalty
- =IC x memory access/instruction x miss rate x miss penalty





Memory Hierarchy: Basic Questions

- Where can a block be placed in the upper level?
 - Block Placement
 - Direct Mapped
 - Fully Associative
 - Set Associative

- How a block found if it is in the upper level?
 - Block Identification
 - Tag Matching





Memory Hierarchy: Basic Questions

- What happens on write
 - Write Strategy
 - Write Through
 - Write back

- Which block should be replaced on miss
 - Block Replacement
 - FIFO
 - LRU
 - NMRU
 - Pseudo Random





- 32B Cache: <BS=4,S=4,B=8>
 - -o=2, i=2, t=2; 2-way set-associative
 - Initially empty
 - Only tag array shown on right
- Trace execution of:

Reference	Binary	Set/Way	Hit/Miss

Tag0	Tag1	LRU
		0
		0
		0
		0

- 32B Cache: <BS=4,S=4,B=8>
 - -o=2, i=2, t=2; 2-way set-associative
 - Initially empty
 - Only tag array shown on right
- Trace execution of:

Reference	Binary	Set/Way	Hit/Miss
Load 0x2A	101010	2/0	Miss

Tag0	Tag1	LRU
		0
		0
10		1
		0

- 32B Cache: <BS=4,S=4,B=8>
 - -o=2, i=2, t=2; 2-way set-associative
 - Initially empty
 - Only tag array shown on right
- Trace execution of:

Reference	Binary	Set/Way	Hit/Miss
Load 0x2A	101010	2/0	Miss
Load 0x2B	101011	2/0	Hit

Tag0	Tag1	LRU
		0
		0
10		1
		0

- 32B Cache: <BS=4,S=4,B=8>
 - -o=2, i=2, t=2; 2-way set-associative
 - Initially empty
 - Only tag array shown on right
- Trace execution of:

Reference	Binary	Set/Way	Hit/Miss
Load 0x2A	101010	2/0	Miss
Load 0x2B	101011	2/0	Hit
Load 0x3C	111100	3/0	Miss

Tag0	Tag1	LRU
		0
		0
10		1
11		1

- 32B Cache: <BS=4,S=4,B=8>
 - -o=2, i=2, t=2; 2-way set-associative
 - Initially empty
 - Only tag array shown on right
- Trace execution of:

Reference	Binary	Set/Way	Hit/Miss
Load 0x2A	101010	2/0	Miss
Load 0x2B	101011	2/0	Hit
Load 0x3C	111100	3/0	Miss
Load 0x20	100000	0/0	Miss

Tag0	Tag1	LRU
10		1
		0
10		1
11		1

- 32B Cache: <BS=4,S=4,B=8>
 - -o=2, i=2, t=2; 2-way set-associative
 - Initially empty
 - Only tag array shown on right
- Trace execution of:

Reference	Binary	Set/Way	Hit/Miss
Load 0x2A	101010	2/0	Miss
Load 0x2B	101011	2/0	Hit
Load 0x3C	111100	3/0	Miss
Load 0x20	100000	0/0	Miss
Load 0x33	110011	0/1	Miss

Tag0	Tag1	LRU
10	11	0
		0
10		1
11		1

- 32B Cache: <BS=4,S=4,B=8>
 - -o=2, i=2, t=2; 2-way set-associative
 - Initially empty
 - Only tag array shown on right
- Trace execution of:

Reference	Binary	Set/Way	Hit/Miss
Load 0x2A	101010	2/0	Miss
Load 0x2B	101011	2/0	Hit
Load 0x3C	111100	3/0	Miss
Load 0x20	100000	0/0	Miss
Load 0x33	110011	0/1	Miss
Load 0x11	010001	0/0 (lru)	Miss/Evict


Tag0	Tag1	LRU
01	11	1
		0
10		1
11		1

- 32B Cache: <BS=4,S=4,B=8>
 - -o=2, i=2, t=2; 2-way set-associative
 - Initially empty
 - Only tag array shown on right
- Trace execution of:

Reference	Binary	Set/Way	Hit/Miss
Load 0x2A	101010	2/0	Miss
Load 0x2B	101011	2/0	Hit
Load 0x3C	111100	3/0	Miss
Load 0x20	100000	0/0	Miss
Load 0x33	110011	0/1	Miss
Load 0x11	010001	0/0 (lru)	Miss/Evict
Store 0x29	101001	2/0	Hit/Dirty

	,	
Tag0	Tag1	LRU
01	11	1
		0
10 d		1
11		1

Memory Hierarchy







13

Caches and Pipelining

- Instruction cache
 - ➤ No writes, so simpler
- Interface to pipeline:
 - > Fetch address (from PC)
 - Supply instruction (to IR)
- What happens on a miss?
 - Stall pipeline; inject nop
 - Initiate cache fill from memory
 - Supply requested instruction, end stall condition



I-Caches and Pipelining





15

Thank You



