

# CISC Design Implementation

---

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)

*EE-309: Microprocessors*

---



Lecture 26 (24 Sep 2015)


**CADSL**

# Control Word Format

---

## ❖ Control words

- Operation section (OP) is composed of the fields for Datapath control
- Next state section, containing TY and NA, contains the field for state sequencer control
- If two macro in the Datapath are never used at the same time, you might consider sharing the control field




# MIN Control Word

## Control Fields

AO	PC	T2	Regs	T1	ALU	K	DI	DO	IRE	IRF	....
----	----	----	------	----	-----	---	----	----	-----	-----	------

## MIN Execution Unit



# Control Word Decoder

---

- ❖ How many bits each control needs?
- ❖ Procedure
  1. List uses of the macro
  2. Allocate bits
  3. Use a Karnaugh map to assign bit patterns
- ❖ Collect all the occurrences (PC, T2, RX ...)
- ❖ Assign no. of bits to control fields



# Control Word Decoder

---

## ❖ T2 Control

### ➤ T2 occurrences


- $t2 \rightarrow a$
- $t2 \rightarrow b$
- $a \rightarrow t2$  (only one occurrence – abdm4)
- $b \rightarrow t2$
- None

### ➤ Assign two bits (4 occurrences)



# T2 Control

	t2a	
	0	1
0	none	t2 → a
1	b → t2	t2 → b



# Control Word Decoder

---

## ❖ Register control

### ➤ RX and RY occurrences

$ry \rightarrow a$

$rx \rightarrow a; ry \rightarrow b$

$b \rightarrow rx$

$b \rightarrow ry$

$ry \rightarrow b; b \rightarrow rx$

$b \rightarrow rx; a \rightarrow ry$


$rx \rightarrow a$

$rx \rightarrow a; b \rightarrow ry$

$rx \rightarrow b; b \rightarrow ry$


none

# Register Control






# Register Control



# Register Control



# Control Word Decoder

---

## ❖ Register control

$$\rightarrow r0 = (b \rightarrow rx).x0 + (\rightarrow ry). y0$$

load r0

$$a \rightarrow r0 = (b \rightarrow rx).x0 + ((a \rightarrow ry)/(b \rightarrow ry)') . y0$$

load from A

$$r0 \rightarrow a = (rx \rightarrow a).x0 + (ry \rightarrow a). y0$$

to A

$$r0 \rightarrow b = (rx \rightarrow b).x0 + (ry \rightarrow b). y0$$

to B



# Control Word Decoder

---

## ❖ Control Word States

$ry \rightarrow a$

$b \rightarrow rx$

$ry \rightarrow b; b \rightarrow rx$

$Rx \rightarrow a$

$Rx \rightarrow b; b \rightarrow ry$

$rx \rightarrow a; ry \rightarrow b$

$b \rightarrow ry$

$b \rightarrow rx; a \rightarrow ry$

$rx \rightarrow a; b \rightarrow ry$

none

## ❖ Control Lines

$ry \rightarrow a$

$b \rightarrow rx; \rightarrow rx$

$ry \rightarrow b; \rightarrow rx; b \rightarrow rx$

$rx \rightarrow a$

$rx \rightarrow b; \rightarrow ry; b \rightarrow ry$

$rx \rightarrow a; ry \rightarrow b$

$b \rightarrow ry; \rightarrow ry$

$b \rightarrow rx; \rightarrow ry; a \rightarrow ry; \rightarrow ry$

$rx \rightarrow a; \rightarrow ry; b \rightarrow ry$

none



# Control Word Decoder

---

## ❖ Control Lines

rx  $\rightarrow$  a

ry  $\rightarrow$  a

rx  $\rightarrow$  b

ry  $\rightarrow$  b

$\rightarrow$  rx

$\rightarrow$  ry

a  $\rightarrow$  ry

b  $\rightarrow$  rx

b  $\rightarrow$  ry

# Register Control

	00	01	11	10	
00	0 none	1 $b \rightarrow rx$	3 $rx \rightarrow a$	2 $ry \rightarrow a$	
01	4 $b \rightarrow ry$	5	7 $rx \rightarrow a$ $b \rightarrow ry$	6 $rx \rightarrow b$ $b \rightarrow ry$	$b \rightarrow ry$
11	12	13 $b \rightarrow rx$ $a \rightarrow ry$	15	14	$\rightarrow ry$
10	8	9 $b \rightarrow rx$ $ry \rightarrow b$	11 $rx \rightarrow a$ $ry \rightarrow b$	10	$a \rightarrow ry$

$b \rightarrow rx$   
 $\rightarrow rx$

$rx \rightarrow a$



# Control Word Decoder

---

## ❖ Control Word States      ❖ Control Bit Assignment

None	➤ 0000
$b \rightarrow rx$	➤ 0001
$ry \rightarrow a$	➤ 0010
$rx \rightarrow a$	➤ 0011
$b \rightarrow ry$	➤ 0100
$rx \rightarrow b; b \rightarrow ry$	➤ 0110
$rx \rightarrow a; b \rightarrow ry$	➤ 0111
$ry \rightarrow b; b \rightarrow rx$	➤ 1001
$rx \rightarrow a; ry \rightarrow b$	➤ 1011
$b \rightarrow rx; a \rightarrow ry$	➤ 1101



# Control Word Decoder


---

## ❖ Control Lines      ❖ Decoder Patterns

rx → a	➤ xx11
ry → a	➤ 0010
rx → b	➤ 0110
ry → b	➤ 10xx
→ rx	➤ xx01
→ ry	➤ x1xx
a → ry	➤ 11xx
b → rx	➤ xx01
b → ry	➤ 01xx



# Register Control



# ALU Control

---

## Control Word state

$a \rightarrow \text{alu}; +1 \rightarrow \text{alu}; \text{add-n}; \text{alu} \rightarrow t1$

$a \rightarrow \text{alu}; b \rightarrow \text{alu}; \text{add-n}; \text{alu} \rightarrow t1$

$a \rightarrow \text{alu}; 0 \rightarrow \text{alu}; \text{add-s}; \text{alu} \rightarrow t1$

$a \rightarrow \text{alu}; b \rightarrow \text{alu}; \text{op-s}; \text{alu} \rightarrow t1$

$a \rightarrow \text{alu}; -1 \rightarrow \text{alu}; \text{add-n}; \text{alu} \rightarrow t1$

## Control Lines

➤ load t1


➤ load ccr

➤ add/op select

➤ alu-b input select



# ALU Control (1/4)



# ALU Control (2/4)

	00	01	11	10	1
0	0 none	1	3	2 b→alu add-n	
1	4 0 → alu add-s	5 +1 → alu add-n	7 -1 → alu add-n	6 b → alu op-s	

Karnaugh map for ALU control assignment



# ALU Control (3/4)

---

## Control Word state

$a \rightarrow \text{alu}; +1 \rightarrow \text{alu}; \text{add-n}; \text{alu} \rightarrow t1$

$a \rightarrow \text{alu}; b \rightarrow \text{alu}; \text{add-n}; \text{alu} \rightarrow t1$

$a \rightarrow \text{alu}; 0 \rightarrow \text{alu}; \text{add-s}; \text{alu} \rightarrow t1$

$a \rightarrow \text{alu}; b \rightarrow \text{alu}; \text{op-s}; \text{alu} \rightarrow t1$

$a \rightarrow \text{alu}; -1 \rightarrow \text{alu}; \text{add-n}; \text{alu} \rightarrow t1$

none

## Control Field bit assignment

➤ 101

➤ 010

➤ 100

➤ 110

➤ 111

➤ 000



# ALU Control (3/4)

## Control Lines

- load t1
- load ccr
- add/op select
- alu-b input select


## Decoder Patterns

- xxx | 000 (all except 000)
- 1x0
- 110
- x10

	00	01	11	10
0	0 none	1	3	2 b→alu add-n
1	4 0 → alu add-s	5 +1 → alu add-n	7 -1 → alu add-n	6 b → alu op-s



# Next State Logic



# Thank You

