

# RISC Design

## Multi-Cycle Implementation

---

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)

*EE-309: Microprocessors*


---



Lecture 31 (06 Oct 2015)

**CADSL**

# Combined Datapaths




# Time for Jump (J-Type)

---


- ALU (R-type) 6ns
- Load word (I-type) 8ns
- Store word (I-type) 7ns
- Branch on equal (I-type) 5ns
- Jump (J-type)
  - Fetch (memory read) 2ns
  - Total 2ns




# A Single Cycle Example



# A Multicycle Implementation



# Multicycle Datapath




# Multicycle Datapath Requirements

---

- Only one ALU, since it can be reused.
- Single memory for instructions and data.
- Five registers added:
  - Instruction register (IR)
  - Memory data register (MDR)
  - Three ALU registers, A and B for inputs and ALUOut for output



# Multicycle Datapath





# 3 to 5 Cycles for an Instruction

Step	R-type (4 cycles)	Mem. Ref. (4 or 5 cycles)	Branch type (3 cycles)	J-type (3 cycles)
Instruction fetch	$IR \leftarrow \text{Memory}[PC]; PC \leftarrow PC+4$			
Instr. decode/ Reg. fetch	$A \leftarrow \text{Reg}(IR[21-25]); B \leftarrow \text{Reg}(IR[16-20])$			
Execution, addr. Comp., branch & jump completion	$ALUOut \leftarrow A \text{ op } B$	$ALUOut \leftarrow A + \text{sign extend}(IR[0-15])$	$ALUOut \leftarrow PC + (\text{sign extd})IR[0-15] \ll 2$	$PC \leftarrow PC[28-31] \parallel (IR[0-25] \ll 2)$
Mem. Access or R-type completion	$\text{Reg}(IR[11-15]) \leftarrow ALUOut$	$MDR \leftarrow M[ALUOut]$ or $M[ALUOut] \leftarrow B$	If $(A = B)$ then $PC \leftarrow ALUOut$	
Memory read completion		$\text{Reg}(IR[16-20]) \leftarrow MDR$		



# 3 to 5 Cycles for an Instruction

Step	R-type (4 cycles)	Mem. Ref. (4 or 5 cycles)	Branch type (3 cycles)	J-type (3 cycles)
Instruction fetch	$IR \leftarrow \text{Memory}[PC]; PC \leftarrow PC+4$			
Instr. decode/ Reg. fetch	$A \leftarrow \text{Reg}(IR[21-25]); B \leftarrow \text{Reg}(IR[16-20])$ $ALUOut \leftarrow PC + (\text{sign extend } IR[0-15]) \ll 2$			
Execution, addr. Comp., branch & jump completion	$ALUOut \leftarrow A \text{ op } B$	$ALUOut \leftarrow A + \text{sign extend } (IR[0-15])$	If (A = B) then $PC \leftarrow ALUOut$	$PC \leftarrow PC[28-31]    (IR[0-25] \ll 2)$
Mem. Access or R-type completion	$\text{Reg}(IR[11-15]) \leftarrow ALUOut$	$MDR \leftarrow M[ALUOut]$ or $M[ALUOut] \leftarrow B$		
Memory read completion		$\text{Reg}(IR[16-20]) \leftarrow MDR$		



# Cycle 1 of 5: Instruction Fetch (IF)

---

- Read instruction into IR,  $M[PC] \rightarrow IR$

- Control signals used:

» <code>lorD</code>	=	0	select PC
» <code>MemRead</code>	=	1	read memory
» <code>IRWrite</code>	=	1	write IR


- Increment PC,  $PC + 4 \rightarrow PC$

- Control signals used:


» <code>ALUSrcA</code>	=	0	select PC into ALU
» <code>ALUSrcB</code>	=	01	select constant 4
» <code>ALUOp</code>	=	00	ALU adds
» <code>PCSource</code>	=	00	select ALU output
» <code>PCWrite</code>	=	1	write PC



# Multicycle Datapath



# Cycle 2 of 5: Instruction Decode (ID)



- Control unit decodes instruction
- Datapath prepares for execution
  - R and I types, reg 1 → A reg, reg 2 → B reg
    - » No control signals needed
  - Branch type, compute branch address in ALUOut
    - » ALUSrcA = 0 select PC into ALU
    - » ALUSrcB = 11 Instr. Bits 0-15 shift 2 into ALU
    - » ALUOp = 00 ALU adds



# Cycle 3 of 5: Execute (EX)

---

- R type: execute function on reg A and reg B, result in ALUOut
  - Control signals used:
    - » ALUSrcA = 1 A reg into ALU
    - » ALUsrcB = 00 B reg into ALU
    - » ALUOp = 10 instr. Bits 0-5 control ALU
- I type, lw or sw: compute memory address in ALUOut  $\leftarrow$  A reg + sign extend IR[0-15]
  - Control signals used:
    - » ALUSrcA = 1 A reg into ALU
    - » ALUSrcB = 10 Instr. Bits 0-15 into ALU
    - » ALUOp = 00 ALU adds



# Cycle 3 of 5: Execute (EX)

---

- I type, beq: subtract reg A and reg B, write ALUOut to PC

- Control signals used:

» ALUSrcA	=	1	A reg into ALU
» ALUsrcB	=	00	B reg into ALU
» ALUOp	=	01	ALU subtracts
» If zero = 1, PCSource	=	01	ALUOut to PC
» If zero = 1, PCwriteCond	=	1	write PC
» Instruction complete, go to IF			

- J type: write jump address to PC  $\leftarrow$  IR[0-25] shift 2 and four leading bits of PC


- Control signals used:

» PCSource	=	10	
» PCWrite	=	1	write PC

» Instruction complete, go to IF



# Multicycle Datapath





# Cycle 4 of 5: Reg Write/Memory

---

- R type, write destination register from ALUOut
  - Control signals used:
    - » **RegDst** = 1 Instr. Bits 11-15 specify reg.
    - » **MemtoReg** = 0 ALUOut into reg.
    - » **RegWrite** = 1 write register
    - » **Instruction complete, go to IF**
- I type, lw: read M[ALUOut] into MDR
  - Control signals used:
    - » **lorD** = 1 select ALUOut into mem adr.
    - » **MemRead** = 1 read memory to MDR
- I type, sw: write M[ALUOut] from B reg
  - Control signals used:
    - » **lorD** = 1 select ALUOut into mem adr.
    - » **MemWrite** = 1 write memory
    - » **Instruction complete, go to IF**



# Cycle 5 of 5: Reg Write

---

- I type, lw: write MDR to reg[IR(16-20)]
  - Control signals used:
    - » RegDst = 0 instr. Bits 16-20 are write reg
    - » MemtoReg = 1 MDR to reg file write input
    - » RegWrite = 1 read memory to MDR
    - » **Instruction complete, go to IF**

For an alternative method of designing datapath, see  
N. Tredennick, *Microprocessor Logic Design, the Flowchart Method*,  
Digital Press, 1987.



# 1-bit Control Signals

Signal name	Value = 0	Value =1
RegDst	Write reg. # = bit 16-20	Write reg. # = bit 11-15
RegWrite	No action	Write reg. $\leftarrow$ Write data
ALUSrcA	First ALU Operand $\leftarrow$ PC	First ALU Operand $\leftarrow$ Reg. A
MemRead	No action	Mem.Data Output $\leftarrow$ M[Addr.]
MemWrite	No action	M[Addr.] $\leftarrow$ Mem. Data Input
MemtoReg	Reg.File Write In $\leftarrow$ ALUOut	Reg.File Write In $\leftarrow$ MDR
IorD	Mem. Addr. $\leftarrow$ PC	Mem. Addr. $\leftarrow$ ALUOut
IRWrite	No action	IR $\leftarrow$ Mem.Data Output
PCWrite	No action	PC is written
PCWriteCond	No action	PC is written if zero(ALU)=1



# 2-bit Control Signals

Signal name	Value	Action
ALUOp	00	ALU performs add
	01	ALU performs subtract
	10	Funct. field (0-5 bits of IR ) determines ALU operation
ALUSrcB	00	Second input of ALU $\leftarrow$ B reg.
	01	Second input of ALU $\leftarrow$ 4 (constant)
	10	Second input of ALU $\leftarrow$ 0-15 bits of IR sign ext. to 32b
	11	Second input of ALU $\leftarrow$ 0-15 bits of IR sign ext. and left shift 2 bits
PCSource	00	ALU output (PC +4) sent to PC
	01	ALUOut (branch target addr.) sent to PC
	10	Jump address IR[0-25] shifted left 2 bits, concatenated with PC+4[28-31], sent to PC



# Thank You

