# RISC Design Multi-Cycle Implementation

#### Virendra Singh


Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering
Indian Institute of Technology Bombay
http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

### FE-309: Microprocessors



**CADSL** 





#### Time for Jump (J-Type)

• ALU (R-type) 6ns

Load word (I-type)8ns

Store word (I-type)
 7ns


Branch on equal (I-type)5ns

Jump (J-type)

Fetch (memory read)2ns

Total


#### A Single Cycle Example








#### A Multicycle Implementation














#### Multicycle Datapath Requirements

- Only one ALU, since it can be reused.
- Single memory for instructions and data.
- Five registers added:
  - ➤ Instruction register (IR)
  - Memory data register (MDR)
  - Three ALU registers, A and B for inputs and ALUOut for output









#### 3 to 5 Cycles for an Instruction

| Step   | R-type<br>(4 cycles)           | Mem. Ref.<br>(4 or 5 cycles)            | Branch type (3 cycles)                         | J-type (3 cycles)                       |
|--|--------------------------------|---|--|---|
| Instruction fetch                                | IR ← Memory[PC]; PC ← PC+4     |   |  |   |
| Instr. decode/<br>Reg. fetch                     | Δ                              | √ Reg(IR[21-25]); B                     | ← Reg(IR[16-20                                 | 0])                                     |
| Execution, addr. Comp., branch & jump completion | ALUOut ←<br>A op B             | ALUOut ←<br>A+sign extend<br>(IR[0-15]) | ALUOut ← PC<br>+ (sign extd)<br>IR[0-15]) << 2 | PC←PC[28-3<br>1]<br>  <br>(IR[0-25]<<2) |
| Mem. Access or R-type completion                 | Reg(IR[11-1<br>5]) ←<br>ALUOut | MDR←M[ALUout]<br>or M[ALUOut]←B         | If (A= =B)<br>then<br>PC←ALUOut                |   |
| Memory read completion                           |                                | Reg(IR[16-20]) ←<br>MDR                 |  |   |





#### 3 to 5 Cycles for an Instruction

| Step   | R-type<br>(4 cycles)  | Mem. Ref.<br>(4 or 5 cycles)            | Branch typ (3 cycles            |                                     |
|--|---|---|---------------------------------|-------------------------------------|
| Instruction fetch                                | IR ← Memory[PC]; PC ← PC+4  |   |                                 |                                     |
| Instr. decode/<br>Reg. fetch                     | A ← Reg(IR[21-25]); B ← Reg(IR[16-20])  ALUOut ← PC + (sign extend IR[0-15]) << 2 |   |                                 |                                     |
| Execution, addr. Comp., branch & jump completion | ALUOut ←<br>A op B  | ALUOut ←<br>A+sign extend<br>(IR[0-15]) | If (A= =B)<br>then<br>PC←ALUOut | PC←PC[28-31]<br>  <br>(IR[0-25]<<2) |
| Mem. Access<br>or R-type<br>completion           | Reg(IR[11-15])<br>← ALUOut  | MDR←M[ALUout<br>] or<br>M[ALUOut]←B     |                                 |                                     |
| Memory read completion                           |   | Reg(IR[16-20]) ←<br>MDR                 |                                 |                                     |





#### Cycle 1 of 5: Instruction Fetch (IF)

- Read instruction into IR, M[PC] → IR
  - Control signals used:


```
» IorD = 0 select PC
» MemRead = 1 read memory
» IRWrite = 1 write IR
```

- Increment PC, PC + 4  $\rightarrow$  PC
  - Control signals used:

```
» ALUSrcA = 0 select PC into ALU
» ALUSrcB = 01 select constant 4
» ALUOp = 00 ALU adds
» PCSource = 00 select ALU output
» PCWrite = 1 write PC
```









#### Cycle 2 of 5: Instruction Decode (ID)

```
31-26 25-21 20-16 15-11 10-6 5-0

R opcode | reg 1 | reg 2 | reg 3 | | function

I opcode | reg 1 | reg 2 | word address increment

J opcode | word address jump
```

- Control unit decodes instruction
- Datapath prepares for execution
  - R and I types, reg  $1 \rightarrow$  A reg, reg  $2 \rightarrow$  B reg
    - » No control signals needed
  - Branch type, compute branch address in ALUOut

| » ALUSrcA | = 0  | select PC into ALU                |
|-----------|------|-----------------------------------|
| » ALUSrcB | = 11 | Instr. Bits 0-15 shift 2 into ALU |
| » ALUOp   | = 00 | ALU adds                          |





#### Cycle 3 of 5: Execute (EX)

- R type: execute function on reg A and reg B, result in ALUOut
  - Control signals used:

```
    » ALUSrcA = 1 A reg into ALU
    » ALUsrcB = 00 B reg into ALU
    » ALUOp = 10 instr. Bits 0-5 control ALU
```

- I type, lw or sw: compute memory address in ALUOut ← A reg + sign extend IR[0-15]
  - Control signals used:

```
» ALUSrcA = 1 A reg into ALU

» ALUSrcB = 10 Instr. Bits 0-15 into ALU

» ALUOp = 00 ALU adds
```



14

#### Cycle 3 of 5: Execute (EX)

- I type, beq: subtract reg A and reg B, write ALUOut to PC
  - Control signals used:

```
    ALUSrcA = 1 A reg into ALU
    ALUsrcB = 00 B reg into ALU
    ALUOp = 01 ALU subtracts
    If zero = 1, PCSource = 01 ALUOut to PC
    If zero = 1, PCwriteCond = 1 write PC
```


- » Instruction complete, go to IF
- J type: write jump address to PC ← IR[0-25] shift 2 and four leading bits of PC
  - Control signals used:

```
» PCSource = 10

» PCWrite = 1 write PC
```

» Instruction complete, go to IF







CADSL

#### Cycle 4 of 5: Reg Write/Memory

- R type, write destination register from ALUOut
  - Control signals used:

```
» RegDst = 1 Instr. Bits 11-15 specify reg.
```

» MemtoReg = 0 ALUOut into reg.

» RegWrite = 1 write register

- » Instruction complete, go to IF
- I type, lw: read M[ALUOut] into MDR
  - Control signals used:

```
» IorD = 1 select ALUOut into mem adr.
```

» MemRead = 1 read memory to MDR

- I type, sw: write M[ALUOut] from B reg
  - Control signals used:

```
» lorD = 1 select ALUOut into mem adr.
```

» MemWrite = 1 write memory

» Instruction complete, go to IF



CADSL

#### Cycle 5 of 5: Reg Write

- I type, lw: write MDR to reg[IR(16-20)]
  - Control signals used:

```
    » RegDst = 0 instr. Bits 16-20 are write reg
    » MemtoReg = 1 MDR to reg file write input
    » RegWrite = 1 read memory to MDR
```

» Instruction complete, go to IF

For an alternative method of designing datapath, see N. Tredennick, *Microprocessor Logic Design, the Flowchart Method*, Digital Press, 1987.





#### 1-bit Control Signals

| Signal name | Value = 0                | Value =1                     |
|-------------|--------------------------|------------------------------|
| RegDst      | Write reg. # = bit 16-20 | Write reg. # = bit 11-15     |
| RegWrite    | No action                | Write reg. ← Write data      |
| ALUSrcA     | First ALU Operand ← PC   | First ALU Operand←Reg. A     |
| MemRead     | No action                | Mem.Data Output←M[Addr.]     |
| MemWrite    | No action                | M[Addr.]←Mem. Data Input     |
| MemtoReg    | Reg.File Write In←ALUOut | Reg.File Write In←MDR        |
| IorD        | Mem. Addr. ← PC          | Mem. Addr. ← ALUOut          |
| IRWrite     | No action                | IR ← Mem.Data Output         |
| PCWrite     | No action                | PC is written                |
| PCWriteCond | No action                | PC is written if zero(ALU)=1 |







#### 2-bit Control Signals

| Signal name | Value | Action   |
|-------------|-------|--|
|             | 00    | ALU performs add   |
| ALUOp       | 01    | ALU performs subtract  |
|             | 10    | Funct. field (0-5 bits of IR ) determines ALU operation                              |
|             | 00    | Second input of ALU ← B reg.   |
| ALUSrcB     | 01    | Second input of ALU ← 4 (constant)   |
|             | 10    | Second input of ALU ← 0-15 bits of IR sign ext. to 32b                               |
|             | 11    | Second input of ALU ← 0-15 bits of IR sign ext. and left shift 2 bits                |
|             | 00    | ALU output (PC +4) sent to PC  |
| PCSource    | 01    | ALUOut (branch target addr.) sent to PC  |
|             | 10    | Jump address IR[0-25] shifted left 2 bits, concatenated with PC+4[28-31], sent to PC |





## Thank You



