Microcontroller Organization & ISA

Virendra Singh

Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering
Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors





8051 Basic Component

- 4K bytes internal ROM
- 128 bytes internal RAM
- Four 8-bit I/O ports (P0 P3).
- Two 16-bit timers/counters
- One serial interface


CPU	RAM	ROM	↓ A single chip
/O Port	Timer	Serial COM Port	Microcontrolle






Microcontroller

Block Diagram





8051 Foot Print






CADSL

8051 Features

- only 1 On chip oscillator (external crystal)
- 6 interrupt sources (2 external, 3 internal, Reset)
- 64K external code (program) memory(only read)PSEN
- 64K external data memory(can be read and write) by RD,WR
- Code memory is selectable by EA (internal or external)
- We may have External memory as data and code



8051 Internal Block Diagram



Memory Organization





Figure 2. MCS®-51 Memory Structure




On-Chip Memory: Internal RAM






Registers






Bit Addressable Memory



20h – 2Fh (16 locations X 8-bits = 128 bits)

Bit addressing: mov C, 1Ah or mov C, 23h.2



Special Function Registers

	Byte			Byte		
	address	Bit address		address	Bit address	
	98	9F 9E 9D 9C 9B 9A 99 98	SCON	FF		
				F0	F7 F6 F5 F4 F3 F2 F1 F0	В
	90	97 96 95 94 93 92 91 90	P1			
Summary				E0	E7 E6 E5 E4 E3 E2 E1 E0	ACC
Summary	8D	not bit addressable	THI			
of the	8C	not bit addressable	TH0	D0	D7 D6 D5 D4 D3 D2 - D0	PSW
8051 on-	8B	not bit addressable	TL1			
chip data	8A	not bit addressable	TL0	B8	BCBBBAB9B8	IP
criip data	89	not bit addressable	TMOD			
memory	88	8F 8E 8D 8C 8B 8A 89 88	TCON	В0	B7 B6 B5 B4 B3 B2 B1 B0	P3
	87	not bit addressable	PCON			
(Special				A8	AF ACABAAA9A8	ΙE
Function	83	not bit addressable	DPH			
	82	not bit addressable	DPL	A0	A7 A6 A5 A4 A3 A2 A1 A0	P2
Registers)	81	not bit addressable	SP			
	80	87 86 85 84 83 82 81 80	P0	99	not bit addressable	SBUF





Special Function Registers

SFR MEMORY MAP

8 Bytes

F8									FF
F0	В								F7
E8									EF
E0	ACC								E7
D8									DF
D0	PSW								D7
C8	T2CON		RCAP2L	RCAP2H	TL2	TH2			CF
C0									C7
B8	IP								BF
B0	P3								B7
A8	IE								AF
A0	P2								A7
98	SCON	SBUF							9F
90	P1								97
88	TCON	TMOD	TLO	TL1	TH0	TH1			8F
80	P0	SP	DPL	DPH				PCON	87
				-	•	-	-		,

↑ Bit

Addressable



Figure 5

PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE.

CY	AC	F0	RS1	RS0	ov		Р	
CY	PSW.7	Carry Fla	ıg.	•	•	<u> </u>	<u> </u>	
AC	PSW.6	Auxiliary	Carry Flag	; .				
F0	PSW.5	Flag 0 av	ailable to th	ne user for g	eneral pur	pose.		
RS1	PSW.4	Register Bank selector bit 1 (SEE NOTE 1).						
RS0	PSW.3	Register Bank selector bit 0 (SEE NOTE 1).						
OV	PSW.2	Overflow	Overflow Flag.					
_	PSW.1	User definable flag.						
P	PSW.0		g. Set/cleare the accum	ed by hardwalator.	are each in	struction o	cycle to	

NOTE:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	RS0	Register Bank	Address
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH



INSTRUCTION SET OF 8051





Instructions

- Data Type
- Instruction Format
- Addressing Modes
- Types of Operations
 - Data Transfer
 - Logical and Arithmetic
 - Control Flow



Addressing Modes

- Eight modes of addressing are available
- The different addressing modes determine how the operand byte is selected

Addressing Modes	Instruction
Register	MOV A, B
Direct	MOV 30H, A
Indirect	ADD A, @R0
Immediate Constant	ADD A, #80H
Relative*	SJMP AHEAD
Absolute*	AJMP BACK
Long*	LJMP FAR_AHEAD
Indexed	MOVC A, @A+PC

^{*} Related to program branching instructions





Instruction Types


- 8051 instructions are divided into three functional groups:
 - Data transfer operations
 - Arithmetic and Logical Instructions
 - Program branching operations





Data Transfer Instructions

- Data transfer instructions can be used to transfer data between an internal RAM location and an SFR location without going through the accumulator
- It is also possible to transfer data between the internal and external RAM by using indirect addressing
- The upper 128 bytes of data RAM are accessed only by indirect addressing and the SFRs are accessed only by direct addressing



Mnemonic	Description
MOV @Ri, direct	[@Ri] = [direct]
MOV @Ri, #data	[@Ri] = immediate data
MOV DPTR, #data 16	[DPTR] = immediate data
MOVC A, @A+DPTR	A = Code byte from [@A+DPTR]
MOVC A, @A+PC	A = Code byte from [@A+PC]
MOVX A, @Ri	A = Data byte from external ram [@Ri]
MOVX A, @DPTR	A = Data byte from external ram [@DPTR]
MOVX @Ri, A	External[@Ri] = A
MOVX @DPTR, A	External[@DPTR] = A
PUSH direct	Push into stack
POP direct	Pop from stack
XCH A, Rn	A = [Rn], [Rn] = A
XCH A, direct	A = [direct], [direct] = A
XCH A, @Ri	A = [@Rn], [@Rn] = A
XCHD A,@Ri	Exchange low order digits





Arithmetic Operations

 The appropriate status bits in the PSW are set when specific conditions are met, which allows the user software to manage the different data formats

Mnemonic	Description		
ADD A, Rn	A = A + [Rn]		
ADD A, direct	A = A + [direct memory]		
ADD A,@Ri	A = A + [memory pointed to by Ri]		
ADD A,#data	A = A + immediate data		
ADDC A,Rn	A = A + [Rn] + CY		
ADDC A, direct	A = A + [direct memory] + CY		
ADDC A,@Ri	A = A + [memory pointed to by Ri] + CY		
ADDC A,#data	A = A + immediate data + CY		
SUBB A,Rn	A = A - [Rn] - CY		
SUBB A, direct	A = A - [direct memory] - CY		
SUBB A,@Ri	A = A - [@Ri] - CY		
SUBB A,#data	A = A - immediate data - CY		
INC A	A = A + 1		
INC Rn	[Rn] = [Rn] + 1		
INC direct	[direct] = [direct] + 1		
INC @Ri	[@Ri] = [@Ri] + 1		
DEC A	A = A - 1		
DEC Rn	[Rn] = [Rn] - 1		
DEC direct	[direct] = [direct] - 1		
DEC @Ri	[@Ri] = [@Ri] - 1		
MUL AB	Multiply A & B		
DIV AB	Divide A by B		
DA A	Decimal adjust A		

- [@Ri] implies contents of memory location pointed to by R0 or R1
- Rn refers to registers R0-R7 of the currently selected register bank

Logical Operations

 Logical instructions perform Boolean operations (AND, OR, XOR, and NOT) on data bytes on a bit-by-bit basis

Examples:

ANL A, #02H; Mask bit 1
ORL TCON, A; TCON=TCONOR-A

Mnemonic	Description
ANL A, Rn	A = A & [Rn]
ANL A, direct	A = A & [direct memory]
ANL A,@Ri	A = A & [memory pointed to by Ri]
ANL A,#data	A= A & immediate data
ANL direct,A	[direct] = [direct] & A
ANL direct,#data	[direct] = [direct] & immediate data
ORL A, Rn	A = A OR [Rn]
ORL A, direct	A = A OR [direct]
ORL A,@Ri	A = A OR [@RI]
ORL A,#data	A = A OR immediate data
ORL direct,A	[direct] = [direct] OR A
ORL direct,#data	[direct] = [direct] OR immediate data
XRL A, Rn	A = A XOR [Rn]
XRL A, direct	A = A XOR [direct memory]
XRL A,@Ri	A = A XOR [@Ri]
XRL A,#data	A = A XOR immediate data
XRL direct,A	[direct] = [direct] XOR A
XRL direct,#data	[direct] = [direct] XOR immediate data
CLR A	Clear A
CPL A	Complement A
RL A	Rotate A left
RLC A	Rotate A left (through C)
RR A	Rotate A right
RRC A	Rotate A right (through C)
SWAP A	Swap nibbles



Boolean Variable Instructions

8051 can perform single bit operations

- The operations include set, clear, and, or and complement instructions
- Also included are bit—level moves or conditional jump instructions
- All bit accesses use direct addressing
- Examples:

SETB TRO ;Start TimerO.

POLL: JNB TRO, POLL; Wait till timer overflows.

Mne	emonic	Description
CLR	С	Clear C
CLR	bit	Clear direct bit
SETB	С	Set C
SETB	bit	Set direct bit
CPL	С	Complement c
CPL	bit	Complement direct bit
ANL	C,bit	AND bit with C
ANL	C,/bit	AND NOT bit with C
ORL	C,bit	OR bit with C
ORL	C,/bit	OR NOT bit with C
MOV	C,bit	MOV bit to C
MOV	bit,C	MOV C to bit
JC	rel	Jump if C set
JNC	rel	Jump if C not set
JB	bit,rel	Jump if specified bit set
JNB	bit,rel	Jump if specified bit not set
JBC	bit,rel	if specified bit set then clear it and jump

21





Program Branching Instructions

- Program branching instructions are used to control the flow of program execution
- Some instructions provide decision making capabilities before transferring control to other parts of the program (conditional branches).

Mnemonic	Description		
ACALL addr11	Absolute subroutine call		
LCALL addr16	Long subroutine call		
RET	Return from subroutine		
RETI	Return from interrupt		
AJMP addr11	Absolute jump		
LJMP addr16	Long jump		
SJMP rel	Short jump		
JMP @A+DPTR	Jump indirect		
JZ rel	Jump if A=0		
JNZ rel	Jump if A NOT=0		
CJNE A,direct,rel			
CJNE A,#data,rel	Compare and Jump if Not Equal		
CJNE Rn,#data,rel	Compare and Jump if Not Equal		
CJNE @Ri,#data,rel			
DJNZ Rn,rel	Degrament and Jump if Not 7ara		
DJNZ direct,rel	Decrement and Jump if Not Zero		
NOP	No Operation		



CADSL

Example 1: Addition of 16 bit Data

Problem: Add 4A86H and 3895H

CLR C

MOV A, #86H

ADD A, #95H

MOV R5, A

MOV A, #4AH

ADDC A, #38H

MOV R6, A





Thank You



