# RISC Design Pipeline Hazards

### Virendra Singh

Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering
Indian Institute of Technology Bombay
http://www.ee.iitb.ac.in/~viren/


E-mail: viren@ee.iitb.ac.in

# EE-309: Microprocessors



**CADSL** 

### Pipelining of RISC Instructions




Although an instruction takes five clock cycles, one instruction is completed every cycle.





2

# Pipeline Registers








# Pipeline Register Functions

• Four pipeline registers are added:

Register name	Data held
IF/ID	PC+4, Instruction word (IW)
ID/EX	PC+4, R1, R2, IW(0-15) sign ext., IW(11-15)
EX/MEM	PC+4, zero, ALUResult, R2, IW(11-15) or IW(16-20)
MEM/WB	M[ALUResult], ALUResult, IW(11-15) or IW(16-20)




### **Program Execution**



### CC5

MEM: WB: IF: add R14, R5, R6 ID: lw R13, 24(R1) EX: add R12, R3, R4 sub R11, R2, R3 lw R10, 20(R1)





# Single Lane Traffic







### Advantages of Pipeline

- After the fifth cycle (CC5), one instruction is completed each cycle; CPI ≈ 1, neglecting the initial pipeline latency of 5 cycles.
  - Pipeline latency is defined as the number of stages in the pipeline, or
  - The number of clock cycles after which the first instruction is completed.
- The clock cycle time is about four times shorter than that of single-cycle datapath and about the same as that of multicycle datapath.
- For multicycle datapath, CPI = 3. ....
- So, pipelined execution is faster, but . . .





Science is always wrong. It never solves a problem without creating ten more.

**George Bernard Shaw** 





### Pipeline Hazards

- Definition: Hazard in a pipeline is a situation in which the next instruction cannot complete execution one clock cycle after completion of the present instruction.
- Three types of hazards:
  - Structural hazard (resource conflict)
  - Data hazard
  - Control hazard






#### Structural Hazard

- Two instructions cannot execute due to a resource conflict.
- Example: Consider a computer with a common data and instruction memory. The fourth cycle of a w instruction requires memory access (memory read) and at the same time the first cycle of the fourth instruction requires instruction fetch (memory read). This will cause a memory resource conflict.



### Example of Structural Hazard






# Possible Remedies for Structural Hazards

- Provide duplicate hardware resources in datapath.
- Control unit or compiler can insert delays (noop cycles) between instructions. This is known as pipeline stall or bubble.





#### Stall (Bubble) for Structural Hazard



EE-309@IITB


#### **Data Hazard**

- Data hazard means that an instruction cannot be completed because the needed data, to be generated by another instruction in the pipeline, is not available.
- Example: consider two instructions:
  - add R0, R1, R2
  - sub R3, R0, R4 # needs R0





### **Example of Data Hazard**



Read R0 and R4 in CC3



We need to read R0 from reg file in cycle 3 But R0 will not be written in reg file until cycle 5



However, R0 will only be used in cycle 4 And it is available at the end of cycle 3




### Forwarding or Bypassing

- Output of a resource used by an instruction is forwarded to the input of some resource being used by another instruction.
- Forwarding can eliminate some, but not all, data hazards.




### Forwarding for Data Hazard








### Forwarding Unit Hardware






### Forwarding Alone May Not Work








### Use Bubble and Forwarding







### Hazard Detection Unit Hardware



**CADSL** 

# Thank You



