

Microcontroller 8051

Programming: Subroutines

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors



Lecture 6 (30 July 2015)

CADSL

INSTRUCTION SET OF 8051



Addressing Modes

- Eight modes of addressing are available
- The different addressing modes determine how the operand byte is selected


Addressing Modes	Instruction
Register	MOV A, B
Direct	MOV 30H, A
Indirect	ADD A, @R0
Immediate Constant	ADD A, #80H
Relative*	SJMP AHEAD
Absolute*	AJMP BACK
Long*	LJMP FAR_AHEAD
Indexed	MOVC A, @A+PC

* Related to program branching instructions



Data Transfer Instructions

- Data transfer instructions can be used to transfer data between an internal RAM location and an SFR location without going through the accumulator
- It is also possible to transfer data between the internal and external RAM by using indirect addressing
- The upper 128 bytes of data RAM are accessed only by indirect addressing and the SFRs are accessed only by direct addressing



Mnemonic	Description
MOV @Ri, direct	[@Ri] = [direct]
MOV @Ri, #data	[@Ri] = immediate data
MOV DPTR, #data 16	[DPTR] = immediate data
MOVC A, @A+DPTR	A = Code byte from [@A+DPTR]
MOVC A, @A+PC	A = Code byte from [@A+PC]
MOVX A, @Ri	A = Data byte from external ram [@Ri]
MOVX A, @DPTR	A = Data byte from external ram [@DPTR]
MOVX @Ri, A	External[@Ri] = A
MOVX @DPTR, A	External[@DPTR] = A
PUSH direct	Push into stack
POP direct	Pop from stack
XCH A, Rn	A = [Rn], [Rn] = A
XCH A, direct	A = [direct], [direct] = A
XCH A, @Ri	A = [@Rn], [@Rn] = A
XCHD A,@Ri	Exchange low order digits



Arithmetic Operations

- The appropriate status bits in the PSW are set when specific conditions are met, which allows the user software to manage the different data formats

Mnemonic	Description
ADD A, Rn	$A = A + [Rn]$
ADD A, direct	$A = A + [\text{direct memory}]$
ADD A,@Ri	$A = A + [\text{memory pointed to by Ri}]$
ADD A,#data	$A = A + \text{immediate data}$
ADDC A,Rn	$A = A + [Rn] + CY$
ADDC A, direct	$A = A + [\text{direct memory}] + CY$
ADDC A,@Ri	$A = A + [\text{memory pointed to by Ri}] + CY$
ADDC A,#data	$A = A + \text{immediate data} + CY$
SUBB A,Rn	$A = A - [Rn] - CY$
SUBB A, direct	$A = A - [\text{direct memory}] - CY$
SUBB A,@Ri	$A = A - [@Ri] - CY$
SUBB A,#data	$A = A - \text{immediate data} - CY$
INC A	$A = A + 1$
INC Rn	$[Rn] = [Rn] + 1$
INC direct	$[\text{direct}] = [\text{direct}] + 1$
INC @Ri	$[@Ri] = [@Ri] + 1$
DEC A	$A = A - 1$
DEC Rn	$[Rn] = [Rn] - 1$
DEC direct	$[\text{direct}] = [\text{direct}] - 1$
DEC @Ri	$[@Ri] = [@Ri] - 1$
MUL AB	Multiply A & B
DIV AB	Divide A by B
DA A	Decimal adjust A

- $[@Ri]$ implies contents of memory location pointed to by R0 or R1
- Rn refers to registers R0-R7 of the currently selected register bank



Logical Operations

- Logical instructions perform Boolean operations (AND, OR, XOR, and NOT) on data bytes on a *bit-by-bit* basis

- Examples:

ANL A, #02H ;Mask bit 1
ORL TCON, A ;TCON=TCON-
OR-A

Mnemonic	Description
ANL A, Rn	A = A & [Rn]
ANL A, direct	A = A & [direct memory]
ANL A,@Ri	A = A & [memory pointed to by Ri]
ANL A,#data	A= A & immediate data
ANL direct,A	[direct] = [direct] & A
ANL direct,#data	[direct] = [direct] & immediate data
ORL A, Rn	A = A OR [Rn]
ORL A, direct	A = A OR [direct]
ORL A,@Ri	A = A OR [@Ri]
ORL A,#data	A = A OR immediate data
ORL direct,A	[direct] = [direct] OR A
ORL direct,#data	[direct] = [direct] OR immediate data
XRL A, Rn	A = A XOR [Rn]
XRL A, direct	A = A XOR [direct memory]
XRL A,@Ri	A = A XOR [@Ri]
XRL A,#data	A = A XOR immediate data
XRL direct,A	[direct] = [direct] XOR A
XRL direct,#data	[direct] = [direct] XOR immediate data
CLR A	Clear A
CPL A	Complement A
RL A	Rotate A left
RLC A	Rotate A left (through C)
RR A	Rotate A right
RRC A	Rotate A right (through C)
SWAP A	Swap nibbles



Boolean Variable Instructions

8051 can perform single bit operations

- The operations include *set*, *clear*, *and*, *or* and *complement* instructions
- Also included are bit-level moves or conditional jump instructions
- All bit accesses use direct addressing
- Examples:

SETB TR0 ;Start Timer0.

POLL: JNB TR0, POLL ;Wait till timer overflows.

Mnemonic	Description
CLR C	Clear C
CLR bit	Clear direct bit
SETB C	Set C
SETB bit	Set direct bit
CPL C	Complement c
CPL bit	Complement direct bit
ANL C,bit	AND bit with C
ANL C,/bit	AND NOT bit with C
ORL C,bit	OR bit with C
ORL C,/bit	OR NOT bit with C
MOV C,bit	MOV bit to C
MOV bit,C	MOV C to bit
JC rel	Jump if C set
JNC rel	Jump if C not set
JB bit,rel	Jump if specified bit set
JNB bit,rel	Jump if specified bit not set
JBC bit,rel	if specified bit set then clear it and jump



Program Branching Instructions

- Program branching instructions are used to control the flow of program execution
- Some instructions provide decision making capabilities before transferring control to other parts of the program (conditional branches).

Mnemonic	Description
ACALL addr11	Absolute subroutine call
LCALL addr16	Long subroutine call
RET	Return from subroutine
RETI	Return from interrupt
AJMP addr11	Absolute jump
LJMP addr16	Long jump
SJMP rel	Short jump
JMP @A+DPTR	Jump indirect
JZ rel	Jump if A=0
JNZ rel	Jump if A NOT=0
CJNE A,direct,rel	Compare and Jump if Not Equal
CJNE A,#data,rel	
CJNE Rn,#data,rel	
CJNE @Ri,#data,rel	
DJNZ Rn,rel	Decrement and Jump if Not Zero
DJNZ direct,rel	
NOP	No Operation



Example 1: Subroutine Call

Delay Routine

	ORG 0		ORG 200H
0000	MOV A, #55H	DELAY:	MOV R4, #0DEH
0002	MOV R4, #80H	LOOP:	MOV R6, #0FEH
0004	MOV R6, #98H	HERE:	DJNZ R6, HERE
0006	LCALL DELAY		DJNZ R4, LOOP
0009	ADD A, R4		RET
	...		
	...		



Example 1: Subroutine Call (Contd..)

Delay Routine

	ORG 0		ORG 200H
		DELAY:	PUSH 4
0000	MOV A, #55H		PUSH 6
00002	MOV R4, #80H		MOV R4, #0DEH
0004	MOV R6, #98H	LOOP:	MOV R6, #0FEH
0006	LCALL DELAY	HERE:	DJNZ R6, HERE
0009	ADD A, R4		DJNZ R4, LOOP
	...		POP 6
	...		POP 4
			RET



Example 2: Parameter Passing in Subroutine

```
ORG 0
LOOP:  MOV A, #00H
        MOV P1, A
        MOV R2, #200
        LCALL DELAY
        MOV A, #FFH
        MOV P1, A
        LCALL DELAY
        SJMP LOOP
ORG 100H
DELAY:  DJNZ R2, DELAY
        RET
END
```



Example 3: Parameter Passing through Memory

Linear Search

	ORG 0		ORG 200H
NUM	EQU 45H	SEARCH:	MOV A, @R0
	MOV R2, #50		CJNE A, #NUM, NEXT
	MOV R0, #40H		CJMP STOP
	LCALL SEARCH	NEXT:	INC R0
	MOV A, @R3		DJNZ R2, SEARCH
	...	STOP:	MOV R3, 2
	...		RET



Example 4: Parameter Passing using Stack

Delay

```
ORG 0
MOV R4, #96H
MOV R6, #48H
PUSH 4
PUSH 6
LCALL DELAY
```

...

...

...

```
ORG 200H
DELAY: POP 1
      POP 3
      MOV R2, 3
      HERE: DJNZ R2, HERE
            DJNZ R1, LOOP
            RET
```



Example 4: Parameter Passing using Stack

Delay

```
ORG 0
MOV R4, #96H
MOV R6, #48H
PUSH 4
PUSH 6
LCALL DELAY
...
...
...
```

DELAY:

LOOP:

HERE:

```
ORG 200H
```

```
DEC SP
```

```
DEC SP
```

```
POP 1
```

```
POP 3
```

```
MOV R2, 3
```

```
DJNZ R2, HERE
```

```
DJNZ R1, LOOP
```

```
INC SP
```

```
INC SP
```

```
RET
```



Example 4: Parameter Passing using Stack

Delay

```
ORG 0
MOV R4, #96H
MOV R6, #48H
PUSH 4
PUSH 6
LCALL DELAY
...
...
...
```

DELAY:

LOOP:

HERE:

ORG 200H

DEC SP

DEC SP

POP 1

POP 3

MOV R2, 3

DJNZ R2, **HERE**

DJNZ R1, **LOOP**

INC SP

INC SP

INC SP

INC SP

RET



Thank You

