RISC Design Multi-Cycle Implementation

Virendra Singh

Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering
Indian Institute of Technology Bombay
http://www.ee.iitb.ac.in/~viren/


E-mail: viren@ee.iitb.ac.in

FE-309: Microprocessors



CADSL

Multicycle Datapath





3 to 5 Cycles for an Instruction

Step	R-type (4 cycles)	Mem. Ref. (4 or 5 cycles)	Branch typ (3 cycles			
Instruction fetch	IR ← Memory[PC]; PC ← PC+4					
Instr. decode/ Reg. fetch	A ← Reg(IR[21-25]); B ← Reg(IR[16-20]) ALUOut ← PC + (sign extend IR[0-15]) << 2					
Execution, addr. Comp., branch & jump completion	ALUOut ← A op B	ALUOut ← A+sign extend (IR[0-15])	If (A= =B) then PC←ALUOut	PC←PC[28-31] (IR[0-25]<<2)		
Mem. Access or R-type completion	Reg(IR[11-15]) ← ALUOut	MDR←M[ALUout] or M[ALUOut]←B				
Memory read completion		Reg(IR[16-20]) ← MDR				



Cycle 1 of 5: Instruction Fetch (IF)

- Read instruction into IR, M[PC] → IR
 - Control signals used:

```
» IorD = 0 select PC
» MemRead = 1 read memory
» IRWrite = 1 write IR
```


- Increment PC, PC + 4 \rightarrow PC
 - Control signals used:

```
» ALUSrcA = 0 select PC into ALU
» ALUSrcB = 01 select constant 4
» ALUOp = 00 ALU adds
» PCSource = 00 select ALU output
» PCWrite = 1 write PC
```





Multicycle Datapath





1-bit Control Signals

Signal name	Value = 0	Value =1
RegDst	Write reg. # = bit 16-20	Write reg. # = bit 11-15
RegWrite	No action	Write reg. ← Write data
ALUSrcA	First ALU Operand ← PC	First ALU Operand←Reg. A
MemRead	No action	Mem.Data Output←M[Addr.]
MemWrite	No action	M[Addr.]←Mem. Data Input
MemtoReg	Reg.File Write In←ALUOut	Reg.File Write In←MDR
IorD	Mem. Addr. ← PC	Mem. Addr. ← ALUOut
IRWrite	No action	IR ← Mem.Data Output
PCWrite	No action	PC is written
PCWriteCond	No action	PC is written if zero(ALU)=1








2-bit Control Signals

Signal name	Value	Action	
ALUOp	00	ALU performs add	
	01	ALU performs subtract	
	10	Funct. field (0-5 bits of IR) determines ALU operation	
ALUSrcB	00	Second input of ALU ← B reg.	
	01	Second input of ALU ← 4 (constant)	
	10	Second input of ALU ← 0-15 bits of IR sign ext. to 32b	
	11 Second input of ALU ← 0-15 bits of IR sign ext. and lo 2 bits		
PCSource	00	ALU output (PC +4) sent to PC	
	01	ALUOut (branch target addr.) sent to PC	
	10	Jump address IR[0-25] shifted left 2 bits, concatenated with PC+4[28-31], sent to PC	






Control: Finite State Machine








State 0: Instruction Fetch (CC1)






State 0 Control FSM Outputs








State 1: Instr. Decode/Reg. Fetch/ Branch Address (CC2)






State 1 Control FSM Outputs






12

State 1 (Opcode = Iw) → FSM-M (CC3-5)






State 1 (Opcode= sw)→FSM-M (CC3-4)





FSM-M (Memory Access)









15

State 1(Opcode=R-type)→FSM-R (CC3-4)




FSM-R (R-type Instruction)








State 1 (Opcode = beq) → FSM-B (CC3)




Write PC on "zero"



19


FSM-B (Branch)








State 1 (Opcode = j) \rightarrow FSM-J (CC3)






Write PC






FSM-J (Jump)






23

Control FSM





Control FSM (Controller)







Designing the Control FSM


- Encode states; need 4 bits for 10 states, e.g.,
 - State 0 is 0000, state 1 is 0001, and so on.
- Write a truth table for combinational logic:

OpcodePresent stateControl signalsNext state000000000000010001100001000001

- Synthesize a logic circuit from the truth table.
- Connect four flip-flops between the next state outputs and present state inputs.



Block Diagram of a Processor








Exceptions or Interrupts

- Conditions under which the processor may produce incorrect result or may "hang".
 - Illegal or undefined opcode.
 - Arithmetic overflow, divide by zero, etc.
 - Out of bounds memory address.
- EPC: 32-bit register holds the affected instruction address.
- Cause: 32-bit register holds an encoded exception type. For example,
 - 0 for undefined instruction
 - 1 for arithmetic overflow





Implementing Exceptions







How Long Does It Take? Again

- Assume control logic is fast and does not affect the critical timing. Major time components are ALU, memory read/write, and register read/write.
- Time for hardware operations, suppose

Memory read or write2ns

• Register read 1ns

• ALU operation 2ns

Register write1ns





Single-Cycle Datapath

- R-type
- Load word (I-type)
- Store word (I-type)
- Branch on equal (I-type)
- Jump (J-type)
- Clock cycle time
- Each instruction takes *one* cycle

6ns

8ns

7ns

5ns

2ns

8ns



Multicycle Datapath

- Clock cycle time is determined by the longest operation, ALU or memory:
 - Clock cycle time = 2ns
- Cycles per instruction (CPI):

• Iw	5	(10ns)
• SW	4	(8ns)
R-type	4	(8ns)
• beq	3	(6ns)
• j	3	(6ns)





32

CPI of a Computer

$$\frac{\sum_{k} (Instructions \ of \ type \ k) \times CPI_{k}}{\sum_{k} (instructions \ of \ type \ k)}$$

where

 CPI_k = Cycles for instruction of type k

Note: CPI is dependent on the instruction mix of the program being run. Standard benchmark programs are used for specifying the performance of CPUs.





33

Example

Consider a program containing:

• loads 25%

• stores 10%

• branches 11%

• jumps 2%

• Arithmetic 52%

• CPI = $0.25 \times 5 + 0.10 \times 4 + 0.11 \times 3 + 0.02 \times 3 + 0.52 \times 4$

= 4.12 for multicycle datapath

CPI = 1.00 for single-cycle datapath





Multicycle vs. Single-Cycle

Single cycle is faster in this case, but remember, performance ratio depends on the instruction mix.





Thank You



