

# CISC Design

## Hardware Flowchart

---

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)

*EE-309: Microprocessors*


---



Lecture 23 (15 Sep 2015)

**CADSL**

# Micro-coded Implementation




# MIN Instruction Set

---

- ✓ ADD
- ✓ AND
- ✓ BZ – Branch if zero bit is set. (Register Indirect only)
- ✓ LOAD – Second operand is source and Rx is destination
- ✓ POP – Postincrement with register indirect only
- ✓ PUSH – Predecrement with register indirect only
- ✓ STORE
- ✓ SUB
- ✓ TEST



# MIN Datapath




# Flowcharts

ADD RX AR RY

Register-to-Register




$R \rightarrow R$  ADD



ADD RX AI (RY)

Register-to-Memory

$R \rightarrow M$  ADD



# Flowcharts

ADD RX AR RY  
Register-to-Register

R → R      ADD

edb → irf pc → b → ao
rx → a → alu ry → b → alu
t1 → b → ry
pc → a → alu +1 → alu
t1 → b → pc

ADD RX AB (RY)  
Register-to-Memory

R → M      ADD

edb → irf pc → b → ao
edb → di ry → b → ao
di → b → alu rx → a → alu
ry → b → ao t1 → a → do
pc → a → alu +1 → alu
t1 → b → pc

➤ Execution Speed

# Level 1 Flowchart - ADD


ADD RX AR RY  
Register-to-Register

R → R      ADD

<p>rx → a → alu ry → b → alu</p>	<p>edb → irf pc → b → ao</p>
<p>t1 → b → ry</p>	<p>pc → a → alu +1 → alu</p>
	<p>irf → ire t1 → b → pc</p>

Operation  
tasks

Housekeeping  
tasks



# Level 1 Flowchart - ADD


## ADD RX AI (RY) Register-to-Memory

$R \rightarrow M$       ADD

edb $\rightarrow$ di ry $\rightarrow$ b $\rightarrow$ ao	edb $\rightarrow$ irf pc $\rightarrow$ b $\rightarrow$ ao
di $\rightarrow$ b $\rightarrow$ alu rx $\rightarrow$ a $\rightarrow$ alu	pc $\rightarrow$ a $\rightarrow$ alu +1 $\rightarrow$ alu
ry $\rightarrow$ b $\rightarrow$ ao t1 $\rightarrow$ a $\rightarrow$ do	irf $\rightarrow$ ire t1 $\rightarrow$ b $\rightarrow$ pc

## Operation tasks

## Housekeeping tasks






# Merged Level 1 Flowchart - ADD


ADD RX AR RY  
Register-to-Register

R → R      ADD



ADD RX AI (RY)  
Register-to-Memory

R → M      ADD



Merger

- Speed
- Identical states





# Level1 Flowchart

---

## Level1 Flowchart

- At the beginning of instruction execution, IRE is assumed to contain the current instruction
- Instruction execution begins with the address mode sequence
- The execution sequences for Register-to-Register instructions cannot be shared
- The execution sequences for standard dual operand instructions are identical



# Thank You

