CISC Design

Hardware Flowchart

Virendra Singh

Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/


E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors



CADSL

MIN Datapath





CADSL

Level 2 Flowcharts

Format for Level 2 flowchart state DR Data Read DW – Data Write Label A Label B IR - Instruction Read Access Type NA – No aceess ALU and CC • S – Set **Tasks** Duplicates N – Not set • X - Don't care Page and Loc Acess • BC – Branch conditionally **Next State** State ID Synonym Width





• IB – Instruction branch

SB – Sequence branch

StateID – Direct branch

3

Level 2 Flowchart: Address Mode Sequences

Base Plus Displacement

(RY+d)@


	(4/6
edb → di		dr
$pc \rightarrow a \rightarrow alu$	ao	add-n
+1 → alu		
. ,		
abdm1		abdm2
t1 → a → pc		na
		x-n
abdm2		abdm3

		na	
$di \rightarrow b$			add-n
ry → a	7 alu		
abdm3			abdm4
		dr	
edb →		10	x-n
ti > b	→ ao, *	[2	
abdm4			sb



Level 2 Flowchart: Address Mode Sequences


Register Indirect





Level 2 FC: Address Mode Sequences

Branch Instruction






Execution sequences with memory operand reference

di \rightarrow b \rightarrow rx, t2 edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu	ir add-x
ldrm1	ldrm2
irf → ire	na
$t1 \rightarrow b \rightarrow pc$ $t2 \rightarrow a \rightarrow alu$	add-s
0 → alu	
ldrm2	ib

Execution sequences with memory operand reference



$irf \rightarrow ire$ $t1 \rightarrow b \rightarrow pc$		na	
		x-n	
strm3			ib

Execution sequences with memory operand reference

RX OP Mem → Mem ADD, AND, SUB

$di \rightarrow b \rightarrow alu$	na		
$ 0 \rightarrow 0$ $ x \rightarrow a $			op-s
IX 7 a	7 alu		
oprm1			oprm2
$t1 \rightarrow a \rightarrow do$ $t2 \rightarrow b \rightarrow ao$		dw	
		X-S	
l∠ → D	7 ao		
oprm2			oprm3

edb → irf	ir
$pc \rightarrow a \rightarrow alu, ao$	add-n
+1 → alu	
oprm3	oprm3
	na
irf → ire	x-n
$t1 \rightarrow b \rightarrow pc$	
oprm4	ib


Execution sequences with memory operand reference

Mem → ALU	TEST
$di \rightarrow b \rightarrow t2$	ir
edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao	add-s
+1 → alu	
i i y did	
test1	test2
irf → ire	na
$t1 \rightarrow b \rightarrow pc$ $t2 \rightarrow a \rightarrow alu$	add-s
0 → alu	
test2	ib



Execution sequences for Register-to-Register and special instructions

RX OP RY → RY ADD, SUB, AND



$irf \rightarrow ire$ $t1 \rightarrow a \rightarrow pc$		na	
		x-n	
li > a	→ pc		
oprr3			ib

Execution sequences for Register-to-Register and special instructions

RX → RY	LOAD
edb → irf	ir
$pc \rightarrow a \rightarrow alu, ao$ ry $\rightarrow a \rightarrow rx, t2$	add-x
+1 → alu	
ldrr1	ldrr2
irf → ire	na
$t1 \rightarrow b \rightarrow pc$ $t2 \rightarrow a \rightarrow alu$	add-s
0 → alu	
ldrr2	ib

RX → RY	S	TORE
edb → irf		ir
$pc \rightarrow a \rightarrow alu$		add-x
$ rx \rightarrow b \rightarrow ry, t \rangle$ +1 \rightarrow alu	_	
· i / aid	T	
strr1		strr2
irf → ire		na
$t1 \rightarrow b \rightarrow pc$ $t2 \rightarrow a \rightarrow alu$		add-s
0 → alu		
strr2		ib

Execution sequences for Register-to-Register and special instructions

RY+1 → RY	POP
RY@ → RX	

	1 01
edb → di	dr
$ry \rightarrow a \rightarrow alu, ao$	add-n
+1 → alu	
. 7 4.6	
popr1	popr2
	na
$di \rightarrow b \rightarrow rx$	x-n
$t1 \rightarrow a \rightarrow ry$	
popr2	popr3


edb → irf			ir
	a → alu,	ao	add-n
+1 → a	alu		
popr3			popr4
			na
$irf \rightarrow irc$			x-n
t1 → a	→ pc		
popr4			ib

Merged Level 2 Flowchart: Address Mode Sequences

Base Plus Displacement


(RY+d)@

		`	4/6
edb →	di		ir
0 01.10	→ alu,	ao	add-n
+1 → a	du		
abdm1			abdm2
			na
t1 → a	→ pc		x-n
abdm2			abdm3



Merged Level 2 Flowchart: Address Mode Sequences


Register Indirect





How to Merge Level 2 FC?


Branch Instruction





Merged Level 2 Flowchart: Address Mode Sequences


Branch Instruction





Execution sequences with memory operand reference


Mem → RX	LOAD
$di \rightarrow b \rightarrow rx, t2$	ir
edb → irf	add-x
pc → a → alu, ao +1 → alu	
· i / did	
ldrm1	ldrm2
irf → ire	na
$t1 \rightarrow b \rightarrow pc$ $t2 \rightarrow a \rightarrow alu$	add-s
$0 \rightarrow \text{alu}$	
o / aid	
ldrm2	ib



Execution sequences with memory operand reference

RX OP Mem → Mem ADD, AND, SUB


$di \rightarrow b \rightarrow alu$ $rx \rightarrow a \rightarrow alu$		na	
		op-s	
ix > a	7 alu		
oprm1			oprm2
			dw
$t1 \rightarrow a$			X-S
$t2 \rightarrow b$	→ ao		
oprm2			brzz3




Execution sequences for Register-to-Register and special instructions

RX OP RY → RY ADD, SUB, AND

(0) (1) / (1) / (2)			
		na	
$rx \rightarrow a$			op-s
ry → b	7 alu		
oprr1			oprr2
edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao t1 \rightarrow a \rightarrow ry			ir
			add-n
$+1 \rightarrow a$	•		
oprr2			brzz2












Execution sequences for Register-to-Register and special instructions






Processor Block Diagram





MIN Datapath





- Each state in Level 2 flowchart corresponds to one control word
- Transformation of flowcharts into control store bit patterns
 - The task become bits in the control fields (OP)
 - The next state becomes in the control store address select (TY) and next address (NA)
 - The state ID becomes the location of the control word in the control store





Relationship between Flowcharts and Hardware

- Flowchart compact and precise description of hardware requirements
- Steps for implementing microcoded controller
 - 1. Execution Unit
 - Develop concurrently
 - Add things as and when needed





2. Instruction Decoders

- Translate an instruction bit pattern to the control store address for the execution sequence
- Two decoders are needed (for MIN)
- First, translates the instruction bit pattern into the control store address for the appropriate address mode sequence (provide IB)
- Second, translates the instruction bit pattern into control store address for the execution sequence (provide SB)





3. Control word format

- Derived from flowcharts
- HFC can tell required capability of control word precisely

Control word decoders

Combine control word (dynamic) control fields, the IRE (static) control fields, and timing signals, to provide the gate control signals for all transfers in the Datapath and the Controller

6. Controller block diagram






- Design of flowchart
 - Made some assumptions (buses, registers..)
 - Collect the assumptions and implement





MIN Datapath



External Address

Bus (EAB)

External Data Bus (EDB)



Instruction Decoders

- Two decoders
- First Decoder (IB decoder)
 - Points to the first control word in an address mode sequence (if there is one)
 - The last state in any execution sequence is IB
- Second Decoder (SB decoder)
 - Points to the first control word of the execution sequence
 - > The last sequence in addr. mode seq. is SB





Instruction Execution Sequences

Instruction	Control Word Sequence	Next control word address	IB Instruction Decoder	SB Instruction Decoder
POP	popr1	popr2		
	popr2	brzz3		
	brzz3	brzz2		
	brzz2		abdm1	oprm1
ADD RX(RY	abdm1	abdm2		oprm1
+d)@	abdm2	abdm3		oprm1
	abdm3	abdm4		oprm1
	abdm4			oprm1
	oprm1	oprm2		
	oprm2	brzz3		
	brzz3	brzz2		
	brzz2		oprr1	



Instruction Execution Sequences

Instruction	Control Word Sequence	Next control word address	IB Instruction Decoder	SB Instruction Decoder
SUB RX RY	oprr1 oprr2	oprr2 brzz2		
	brzz2		adrm1	test1
TEST RY@	adrm1 test1 ldrm2	 ldrm2 	adrm1 push1	test1
PUSH				



IB Instruction Decoder

IB Decoder Address	Instruction(s) or Address Mode	
abdm1	(RY+d)@	Address mode
adrm1	RY@	sequences
brzz1	BZ	Execution
ldrr1	LR	sequences
strr1	STR	(Instructions without separate
oprr1	AR, SR, NR	address mode
popr1	POP	sequences)
push1	PUSH	





33

SB Instruction Decoder

SB Decoder Address	Instruction(s) or Address Mode	
ldrm1	L	Execution sequences
strm1	ST	(Instructions with
oprm1	A, S, N	separate address mode sequences)
test1	T	Thous sequences)





Control Word Format

Control words


- Operation section (OP) is composed of the fields for Datapath control
- Next state section, containing TY and NA, contains the field for state sequencer control
- ➤ If two macro in the Datapath are never used at the same time, you might consider sharing the control field

OP	TY	NA
----	----	----






MIN Control Word



MIN Execution Unit





CADSL

Control Word Decoder

- How many bits each control needs?
- Procedure
 - 1. List uses of the macro
 - 2. Allocate bits
 - 3. Use a Karnaugh map to assign bit patterns

- Collect all the occurrences (PC, T2, RX ...)
- * Assign no. of bits to control fields




Control Word Decoder

- PC Control
 - PC occurrences
 - pc → a
 - a \rightarrow pc (only one occurrence <u>abdm2</u>)
 - $b \rightarrow pc$
 - none



PC Control





Thank You



