CISC Design

Hardware Flowchart

Virendra Singh

Computer Architecture and Dependable Systems Lab
Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors




CADSL

MIN Instruction Set

- ✓ ADD
- ✓ AND
- ✓ BZ Branch if zero bit is set. (Register Indirect only)
- ✓ LOAD Second operand is source and Rx is destination
- ✓ POP Postincrement with register indirect only
- ✓ PUSH Predecrement with register indirect only
- ✓ STORE
- ✓ SUB
- **✓** TEST



MIN Datapath





CADSL

Level1 Flowchart


Level1 Flowchart

- ➤ At the beginning of instruction execution, IRE is assumed to contain the current instruction
- Instruction execution begins with the address mode sequence
- The execution sequences for Register-to-Register instructions cannot be shared
- The execution sequences for standard dual operand instructions are identical





Level 1 Flowchart-Address Mode Sequences

Base Plus Displacement



Register Indirect









Level 1 Flowchart-Address Mode Sequences

Branch Instruction





Z = 1 (Branch)

irf \rightarrow ire $t1 \rightarrow b \rightarrow pc$

Z = 0 (no branch)

edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu irf \rightarrow ire t1 \rightarrow b \rightarrow pc






Execution sequences with memory operand reference

LOAD

$di \rightarrow b \rightarrow rx, t2$	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
t2 → a → alu 0 → alu	irf \rightarrow ire t1 \rightarrow b \rightarrow pc

STORE

$rx \rightarrow a \rightarrow alu$, do	edb \rightarrow irf
$t2 \rightarrow b \rightarrow ao$	pc \rightarrow a \rightarrow alu, ao
$0 \rightarrow alu$	+1 \rightarrow alu
	irf \rightarrow ire t1 \rightarrow b \rightarrow pc









Execution sequences with memory operand reference

ADD di \rightarrow b \rightarrow alu rx \rightarrow a \rightarrow alu edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu t1 \rightarrow a \rightarrow do t2 \rightarrow b \rightarrow ao irf \rightarrow ire t1 \rightarrow b \rightarrow pc










Execution sequences with memory operand reference

AND

di \rightarrow b \rightarrow alu rx \rightarrow a \rightarrow alu edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu t1 \rightarrow a \rightarrow do t2 \rightarrow b \rightarrow ao irf \rightarrow ire t1 \rightarrow b \rightarrow pc

TEST

$di \rightarrow b \rightarrow t2$	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
t2 → a → alu	irf \rightarrow ire
0 → alu	t1 \rightarrow b \rightarrow pc









Execution sequences for Register-to-Register and special instructions

LOAD

ry → a → alu,rx 0 → alu	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
	irf \rightarrow ire t1 \rightarrow a \rightarrow pc

STORE








Execution sequences for Register-to-Register and special instructions

ADD

$rx \rightarrow a \rightarrow alu$ $ry \rightarrow b \rightarrow alu$	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
$t1 \rightarrow a \rightarrow ry$	irf → ire t1 → a → pc

SUB


$rx \rightarrow a \rightarrow alu$ $ry \rightarrow b \rightarrow alu$	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
$t1 \rightarrow a \rightarrow ry$	irf \rightarrow ire t1 \rightarrow a \rightarrow pc






Execution sequences for Register-to-Register and special instructions

edb \rightarrow di ry \rightarrow a \rightarrow alu, ao +1 \rightarrow alu di \rightarrow b \rightarrow rx t1 \rightarrow a \rightarrow ry edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu irf \rightarrow ire t1 \rightarrow a \rightarrow pc











Merged Level 1 Flowchart: Address Mode Sequences

Base Plus Displacement




Register Indirect

edb
$$\rightarrow$$
 di
ry \rightarrow b \rightarrow ao, t2
adrm1





Merged Level 1 Flowchart: Address Mode Sequences






Execution sequences with memory operand reference

LOAD

$di \rightarrow b \rightarrow rx, t2$	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
t2 → a → alu	irf \rightarrow ire
0 → alu	t1 \rightarrow b \rightarrow pc




LOAD






Execution sequences with memory operand reference

STORE




STORE






Execution sequences with memory operand reference

ADD, AND, SUB








Execution sequences with memory operand reference

TEST

$di \rightarrow b \rightarrow t2$	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
$t2 \rightarrow a \rightarrow alu$ 0 $\rightarrow alu$	irf \rightarrow ire t1 \rightarrow b \rightarrow pc



TEST



irf
$$\rightarrow$$
 ire
t1 \rightarrow b \rightarrow pc
t2 \rightarrow a \rightarrow alu
0 \rightarrow alu
test2



Execution sequences for Register-to-Register and special instructions

LOAD

ry → a → alu,rx 0 → alu	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
	irf \rightarrow ire t1 \rightarrow b \rightarrow pc




edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao ry \rightarrow a \rightarrow rx, t2 +1 \rightarrow alu Idrr1 irf \rightarrow ire t1 \rightarrow b \rightarrow pc t2 \rightarrow a \rightarrow alu 0 \rightarrow alu Idrr2



Execution sequences for Register-to-Register and special instructions

STORE



STORE

edb
$$\rightarrow$$
 irf
pc \rightarrow a \rightarrow alu, ao
rx \rightarrow b \rightarrow ry, t2
+1 \rightarrow alu
irf \rightarrow ire
t1 \rightarrow b \rightarrow pc
t2 \rightarrow a \rightarrow alu
0 \rightarrow alu
strr2




Execution sequences for Register-to-Register and special instructions

ADD


, (22	
$rx \rightarrow a \rightarrow alu$ $ry \rightarrow b \rightarrow alu$	edb \rightarrow irf pc \rightarrow a \rightarrow alu, ao +1 \rightarrow alu
$t1 \rightarrow a \rightarrow ry$	irf \rightarrow ire t1 \rightarrow b \rightarrow pc


ADD, SUB, AND






Execution sequences for Register-to-Register and special instructions








Execution sequences for Register-to-Register and special instructions







Thank You



