RISC Design: DLX HEC Method

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

EE-309: Microprocessors





Overview of DLX

- simple instructions, all 32 bits wide
- very structured, no unnecessary baggage
- only three instruction formats

R	op	rs1	rs2	rd	funct
I	op	rs1	rd	16 bit address	
J	op	26 bit address			

rely on compiler to achieve performance





Instruction Set

Register-Register Instructions

	Opcode	Rs1	Rs2	Rd		func
0	5	10	15	20	25	31

Arithmetic and Logical Instruction

ADD Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] + Reg[Rs2]

• SUB Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] - Reg[Rs2]

• AND Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] and Reg[Rs2]

OR Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] or Reg[Rs2]

XOR Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] xor Reg[Rs2]

•SUB Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1]-Reg[Rs2]



ADD Rd, Rs1, Rs2	Rd ← Rs1 + Rs2	R	000_000
NDD Rd, R31, R32		'`	_
	(overflow – exception)		000_100
SUB Rd, Rs1, Rs2	Rd ← Rs1 - Rs2	R	000_000
	(overflow – exception)		000_110
AND Rd, Rs1, Rs2	Rd ← Rs1 and Rs2	R	000_000/ 001_000
OR Rd, Rs1, Rs2	Rd ← Rs1 or Rs2	R	000_000/ 001_001
XOR Rd, Rs1, Rs2	Rd ← Rs1 xor Rs2	R	000_000/ 001_010
SLL Rd, Rs1, Rs2	Rd ← Rs1 << Rs2 (logical)	R	000_000
	(5 Isb of Rs2 are significant)		001_100
SRL Rd, Rs1, Rs2	Rd ← Rs1 >> Rs2 (logical)	R	000_000
	(5 lsb of Rs2 are significant)		001_110
SRA Rd, Rs1, Rs2	Rd ← Rs1 >> Rs2 (arithmetic)	R	000_000
	(5 lsb of Rs2 are significant)		001_111





ADDI Rd, Rs1, Imm	Rd ← Rs1 + Imm (sign extended)	I	010_100
	(overflow – exception)		
SUBI Rd, Rs1, Imm	Rd ← Rs1 – Imm (sign extended)	I	010_110
	(overflow – exception)		
ANDI Rd, Rs1, Imm	Rd ← Rs1 and Imm (zero extended)	I	011_000
ORI Rd, Rs1, Imm	Rd ← Rs1 or Imm(zero extended)	I	011_001
XORI Rd, Rs1, Imm	Rd ← Rs1 xor Imm(zero extended)	I	011_010
SLLI Rd, Rs1, Imm	Rd ← Rs1 << Imm (logical)	I	011_100
	(5 lsb of lmm are significant)		
SRLI Rd, Rs1, Imm	Rd ← Rs1 >> Imm (logical)	I	011_110
	(5 lsb of lmm are significant)		
SRAI Rd, Rs1, Imm	Rd ← Rs1 >> Imm (arithmetic)	I	011_111
	(5 lsb of lmm are significant)		





LHI Rd, Imm	$Rd(0:15) \leftarrow Imm$ $Rd(16:32) \leftarrow hex0000$	I	011_011
	(Imm: 16 bit immediate)		
NOP	Do nothing	R	000_000
			000_000





SEQ Rd, Rs1, Rs2	Rs1 = Rs2: Rd ← hex0000_0001	R	000_000
	else: Rd ← hex0000_0000		010_000
SNE Rd, Rs1, Rs2	Rs1 /= Rs2: Rd ← hex0000_0001	R	000_000
	else: Rd ← hex0000_0000		010_010
SLT Rd, Rs1, Rs2	Rs1 < Rs2: Rd ← hex0000_0001	R	000_000
	else: Rd ← hex0000_0000		010_100
SLE Rd, Rs1, Rs2	Rs1 <= Rs2: Rd ← hex0000_0001	R	000_000
	else: Rd ← hex0000_0000		010_110
SGT Rd, Rs1, Rs2	Rs1 > Rs2: Rd ← hex0000_0001	R	000_000
	else: Rd ← hex0000_0000		011_000
SGE Rd, Rs1, Rs2	Rs1 >= Rs2: Rd \leftarrow hex0000_0001	R	000_000
	else: Rd ← hex0000_0000		011_010





SEQI Rd, Rs1, Imm	Rs1 = Imm : Rd ← hex0000_0001	I	100_000
	else: Rd ← hex0000_0000		
	(Imm: Sign extended 16 bit immediate)		
SNEI Rd, Rs1, Imm	Rs1 /= Imm : Rd ← hex0000_0001	I	100_010
	else: Rd ← hex0000_0000		
SLTI Rd, Rs1, Imm	Rs1 < Imm : Rd ← hex0000_0001	I	100_100
	else: Rd ← hex0000_0000		
SLEI Rd, Rs1, Imm	Rs1 <= Imm : Rd ← hex0000_0001		100_110
	else: Rd ← hex0000_0000		
SGTI Rd, Rs1, Imm	Rs1 > Imm : Rd ← hex0000_0001	I	101_000
	else: Rd ← hex0000_0000		
SGEI Rd, Rs1, Imm	Rs1 >= Imm : Rd \leftarrow hex0000_0001	I	101_010
	else: Rd ← hex0000_0000		





BEQZ Rs, Label	Rs = 0: PC ← PC+4+Label	I	010_000
	Rs /= 0: PC ← PC+4		
	(Label: Sign extended16 bit immediate)		
BNEZ Rs, Label	Rs /= 0: PC ← PC+4+Label	I	010_001
	$Rs = 0: PC \leftarrow PC+4$		
J Label	PC ← PC + 4 + sign_extd(imm26)	J	001_100
JAL Label	R31 ← PC + 4	J	001_100
	PC ← PC+ 4 + sign_extd(imm26)		
JAL Label	R31 ← PC + 4	J	001_101
	PC ← PC+ 4 + sign_extd(imm26)		
JR Rs	PC ← Rs	I	001_110
JALR Rs	R31 ← PC + 4	I	001_111
	PC ← Rs		





LW Rd, Rs2 (Rs1)	$Rd \leftarrow M(Rs1 + Rs2)$	R	000_000
	(word aligned address)		100_000
SW Rs2(Rs1), Rd	M(Rs1 + Rs2) ← Rd	R	000_000
			101_000
LH Rd, Rs2 (Rs1)	Rd (16:31)← M(Rs1 + Rs2)	R	000_000
	(Rd sign extended to 32 bit)		100_001
SH Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd(16:31)$	R	000_000
			101_001
LB Rd, Rs2 (Rs1)	Rd (24:31)← M(Rs1 + Rs2)	R	000_000
	(Rd sign extended to 32 bit)		101_010
SB Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd(24:31)$	R	000_000
			101_010







LWI Rd, Imm (Rs)	Rd ← M(Rs + Imm)	I	000_100
	(Imm: sign extended 16 bit) (word aligned address)		
SWI Imm(Rs), Rd	M(Rs + Imm) ← Rd	I	001_000
LHI Rd, Imm (Rs)	Rd (16:31)← M(Rs + Imm) (Rd sign extended to 32 bit)	I	000_101
SHI Imm(Rs), Rd	$M(Rs1 + Rs2) \leftarrow Rd(16:31)$	I	001_001
LBI Rd, Imm (Rs)	Rd (24:31)← M(Rs + Imm) (Rd sign extended to 32 bit)		000_110
SBI Imm(Rs), Rd	M(Rs + Imm) ← Rd(24:31)		001_010














CADSL

























Datapath of DLX











ADD Rd, Rs1, Rs2

$ \begin{array}{c} \text{rf} \rightarrow a \\ \text{rf} \rightarrow b \end{array} $	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
c → rf	





19

LW Rd, Rs2(Rs1)

$ \begin{array}{c} \text{rf} \rightarrow \text{a} \\ \text{rf} \rightarrow \text{b} \end{array} $	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
mar → eab edb → mdr	
mdr → s1 → alu alu → c	
$c \rightarrow rf$	





20

SW Rd, Rs2(Rs1)

$ \begin{array}{c} \text{rf} \rightarrow \text{a} \\ \text{rf} \rightarrow \text{b} \end{array} $	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$b \rightarrow s1 \rightarrow alu$ alu $\rightarrow dst \rightarrow mdr$	
mar → eab mdr → edb	





JAL Label

	$pc \rightarrow eab$ $edb \rightarrow ir$
$pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$ir \rightarrow s1 \rightarrow alu$ $pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $pc \rightarrow rf$	
$mar \rightarrow s2 \rightarrow alu$ alu $\rightarrow dst \rightarrow pc$	





ADD Rd, Rs1, Rs2

ADD.I Rd, Rs1, Imm

$rf \rightarrow a$ $rf \rightarrow b$	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

SUB Rd, Rs1, Rs2

SUB.I Rd, Rs1, Imm

$ rf \rightarrow a $ $ rf \rightarrow b $	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$
$c \rightarrow rf$	

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

OR Rd, Rs1, Rs2

OR.I Rd, Rs1, Imm

$rf \rightarrow a$ $rf \rightarrow b$	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

25



AND Rd, Rs1, Rs2

AND.I Rd, Rs1, Imm

$rf \rightarrow a$ $rf \rightarrow b$	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

XOR Rd, Rs1, Rs2

XOR.I Rd, Rs1, Imm

$rf \rightarrow a$ $rf \rightarrow b$	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

27

SLL Rd, Rs1, Rs2

SLL.I Rd, Rs1, Imm

$rf \rightarrow a$ $rf \rightarrow b$	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

28

SRL Rd, Rs1, Rs2

SRL.I Rd, Rs1, Imm

$rf \rightarrow a$ $rf \rightarrow b$	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

SRA Rd, Rs1, Rs2

$\begin{array}{cccc} rf \rightarrow a & pc \rightarrow eab \\ rf \rightarrow b & edb \rightarrow ir \end{array}$ $\begin{array}{cccc} a \rightarrow s1 \rightarrow alu & pc \rightarrow s2 \rightarrow alu \\ b \rightarrow s2 \rightarrow alu & +4 \rightarrow s1 \rightarrow alu \\ alu \rightarrow dst \rightarrow c & alu \rightarrow dst \rightarrow pc \end{array}$

SRA.I Rd, Rs1, Imm

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	

LHI Rd, Imm

Rd(0:15) <- Imm; Rd(16:31) <- hex0000

	$pc \rightarrow eab$ $edb \rightarrow ir$
	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$c \rightarrow rf$	


NOP

$pc \rightarrow eab$ $edb \rightarrow ir$
$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc

SEQ Rd, Rs1, Rs2

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ edb \rightarrow ir $pc \rightarrow s2 \rightarrow alu$ $a \rightarrow s1 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ Z=1Z=0 $0 \rightarrow s1 \rightarrow alu$ $1 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$ $c \rightarrow rf$

SEQ.I Rd, Rs1, Imm







CADSL

SNE Rd, Rs1, Rs2

SNE.I Rd, Rs1, Imm








SLT Rd, Rs1, Rs2

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ edb \rightarrow ir $pc \rightarrow s2 \rightarrow alu$ $a \rightarrow s1 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ n=1 n=0 $0 \rightarrow s1 \rightarrow alu$ $1 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$ $c \rightarrow rf$

SLT.I Rd, Rs1, Imm






SLE Rd, Rs1, Rs2

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ edb \rightarrow ir $pc \rightarrow s2 \rightarrow alu$ $a \rightarrow s1 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ n=1 or z=1n=0 and z=0 $1 \rightarrow s1 \rightarrow alu$ $0 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$ $c \rightarrow rf$

SLE.I Rd, Rs1, Imm






CADSL

SGT Rd, Rs1, Rs2

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ $edb \rightarrow ir$ $pc \rightarrow s2 \rightarrow alu$ $a \rightarrow s1 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ n=0 and z=0n=1 or z=1 $1 \rightarrow s1 \rightarrow alu$ $0 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$ $c \rightarrow rf$

SGT.I Rd, Rs1, Imm






SGE Rd, Rs1, Rs2

$\begin{array}{c} \text{rf} \rightarrow a \\ \text{rf} \rightarrow b \end{array} \quad \begin{array}{c} \text{pc} \rightarrow \text{eab} \\ \text{edb} \rightarrow \text{ir} \end{array}$ $\begin{array}{c} \text{a} \rightarrow \text{s1} \rightarrow \text{alu} \\ \text{b} \rightarrow \text{s2} \rightarrow \text{alu} \end{array} \quad \begin{array}{c} \text{pc} \rightarrow \text{s2} \rightarrow \text{alu} \\ +4 \rightarrow \text{s1} \rightarrow \text{alu} \\ \text{alu} \rightarrow \text{dst} \rightarrow \text{pc} \end{array}$

SGE.I Rd, Rs1, Imm





 $1 \rightarrow s1 \rightarrow alu$

 $alu \rightarrow dst \rightarrow c$


 $c \rightarrow rf$

 $0 \rightarrow s1 \rightarrow alu$


 $alu \rightarrow dst \rightarrow c$

 $c \rightarrow rf$

BEQZ Rs, Label



BNEZ Rs, Label



J Label

$\begin{array}{c} pc \rightarrow eab \\ edb \rightarrow ir \end{array}$ $\begin{array}{c} ir \rightarrow s1 \rightarrow alu \\ pc \rightarrow s2 \rightarrow alu \\ alu \rightarrow dst \rightarrow mar \end{array} \begin{array}{c} pc \rightarrow s2 \rightarrow alu \\ +4 \rightarrow s1 \rightarrow alu \\ alu \rightarrow dst \rightarrow pc \end{array}$ $\begin{array}{c} mar \rightarrow s2 \rightarrow alu \\ alu \rightarrow dst \rightarrow pc \end{array}$

JR Rs

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ alu $\rightarrow dst \rightarrow mar$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$mar \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$	

39



JAL Label

	$pc \rightarrow eab$ $edb \rightarrow ir$
$pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$ir \rightarrow s1 \rightarrow alu$ $pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $c \rightarrow rf$	
$mar \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$	

JALR Rs

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$a \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $c \rightarrow rf$	
$mar \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$	

LW Rd, Rs2(Rs1)

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ edb \rightarrow ir $a \rightarrow s1 \rightarrow alu$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $alu \rightarrow dst \rightarrow mar$ $mar \rightarrow eab$ $edb \rightarrow mdr$ $mdr \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

LW.I Rd, Imm(Rs1)

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
mar → eab edb → mdr	
$mdr \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	
$c \rightarrow rf$	



SW Rd, Rs2(Rs1)

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ $edb \rightarrow ir$ $a \rightarrow s1 \rightarrow alu$ $pc \rightarrow s2 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $alu \rightarrow dst \rightarrow pc$ $rf \rightarrow b$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mdr$ $mar \rightarrow eab$ $mdr \rightarrow edb$

SW.I Rd, Imm(Rs1)

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $rf \rightarrow b$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$b \rightarrow s2 \rightarrow alu$ alu $\rightarrow dst \rightarrow mdr$	
mar → eab mdr → edb	



LH Rd, Rs2(Rs1)

$rf \rightarrow a$ $rf \rightarrow b$	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
mar → eab edb → mdr	
$mdr \rightarrow s1 \rightarrow alu$ $16 \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	
$c \rightarrow rf$	

LH.I Rd, Imm(Rs1)

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
mar → eab edb → mdr	
$mdr \rightarrow s1 \rightarrow alu$ $16 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	
$c \rightarrow rf$	





SH Rd, Rs2(Rs1)

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ $edb \rightarrow ir$ $a \rightarrow s1 \rightarrow alu$ $pc \rightarrow s2 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $alu \rightarrow dst \rightarrow pc$ $rf \rightarrow b$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mdr$ $mar \rightarrow eab$ $mdr \rightarrow edb$

SH.I Rd, Imm(Rs1)

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $rf \rightarrow b$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$b \rightarrow s2 \rightarrow alu$ alu $\rightarrow dst \rightarrow mdr$	
mar → eab mdr → edb	





LB Rd, Rs2(Rs1)

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ edb \rightarrow ir $a \rightarrow s1 \rightarrow alu$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $alu \rightarrow dst \rightarrow mar$ $mar \rightarrow eab$ $edb \rightarrow mdr$ $mdr \rightarrow s1 \rightarrow alu$ $24 \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

LB.I Rd, Imm(Rs1)

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
mar → eab edb → mdr	
$mdr \rightarrow s1 \rightarrow alu$ $24 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$	
$c \rightarrow rf$	





SB Rd, Rs2(Rs1)

$rf \rightarrow a$ $pc \rightarrow eab$ $rf \rightarrow b$ $edb \rightarrow ir$ $a \rightarrow s1 \rightarrow alu$ $pc \rightarrow s2 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $alu \rightarrow dst \rightarrow pc$ $rf \rightarrow b$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mdr$ $mar \rightarrow eab$ $mdr \rightarrow edb$

SB.I Rd, Imm(Rs1)

rf → a	$pc \rightarrow eab$ $edb \rightarrow ir$
$a \rightarrow s1 \rightarrow alu$ $ir \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $rf \rightarrow b$	$pc \rightarrow s2 \rightarrow alu$ +4 \rightarrow s1 \rightarrow alu alu \rightarrow dst \rightarrow pc
$b \rightarrow s2 \rightarrow alu$ alu $\rightarrow dst \rightarrow mdr$	
mar → eab mdr → edb	



ADD Rd, Rs1, Rs2

$pc \rightarrow eab$ edb \rightarrow ir $rf \rightarrow a$ $rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

ADD.I Rd, Rs1, Imm

$$pc \rightarrow eab$$

$$edb \rightarrow ir$$

$$rf \rightarrow a$$

$$pc \rightarrow s2 \rightarrow alu$$

$$+4 \rightarrow s1 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow pc$$

$$a \rightarrow s1 \rightarrow alu$$

$$ir \rightarrow s2 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow c$$

$$c \rightarrow rf$$

SUB Rd, Rs1, Rs2

$pc \rightarrow eab$ edb \rightarrow ir $rf \rightarrow a$ $rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

SUB.I Rd, Rs1, Imm

$$pc \rightarrow eab$$

$$edb \rightarrow ir$$

$$rf \rightarrow a$$

$$pc \rightarrow s2 \rightarrow alu$$

$$+4 \rightarrow s1 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow pc$$

$$a \rightarrow s1 \rightarrow alu$$

$$ir \rightarrow s2 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow c$$

$$c \rightarrow rf$$

AND Rd, Rs1, Rs2

$pc \rightarrow eab$ $edb \rightarrow ir$ $rf \rightarrow a$ $rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

AND.I Rd, Rs1, Imm

$$pc \rightarrow eab$$
 $edb \rightarrow ir$
 $rf \rightarrow a$
 $pc \rightarrow s2 \rightarrow alu$
 $+4 \rightarrow s1 \rightarrow alu$
 $alu \rightarrow dst \rightarrow pc$
 $a \rightarrow s1 \rightarrow alu$
 $ir \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow c$
 $c \rightarrow rf$

49

OR Rd, Rs1, Rs2

$pc \rightarrow eab$ $edb \rightarrow ir$ $rf \rightarrow a$ $rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

OR.I Rd, Rs1, Imm

$$pc \rightarrow eab$$

$$edb \rightarrow ir$$

$$rf \rightarrow a$$

$$pc \rightarrow s2 \rightarrow alu$$

$$+4 \rightarrow s1 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow pc$$

$$a \rightarrow s1 \rightarrow alu$$

$$ir \rightarrow s2 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow c$$

$$c \rightarrow rf$$

50

XOR Rd, Rs1, Rs2

$pc \rightarrow eab$ edb \rightarrow ir $rf \rightarrow a$ $rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

XOR.I Rd, Rs1, Imm

$$pc \rightarrow eab$$

$$edb \rightarrow ir$$

$$rf \rightarrow a$$

$$pc \rightarrow s2 \rightarrow alu$$

$$+4 \rightarrow s1 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow pc$$

$$a \rightarrow s1 \rightarrow alu$$

$$ir \rightarrow s2 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow c$$

$$c \rightarrow rf$$

SLL Rd, Rs1, Rs2

$$pc \rightarrow eab$$

$$edb \rightarrow ir$$

$$rf \rightarrow a$$

$$rf \rightarrow b$$

$$pc \rightarrow s2 \rightarrow alu$$

$$+4 \rightarrow s1 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow pc$$

$$a \rightarrow s1 \rightarrow alu$$

$$b \rightarrow s2 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow c$$

$$c \rightarrow rf$$

SLL.I Rd, Rs1, Imm

$$pc \rightarrow eab$$

$$edb \rightarrow ir$$

$$rf \rightarrow a$$

$$pc \rightarrow s2 \rightarrow alu$$

$$+4 \rightarrow s1 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow pc$$

$$a \rightarrow s1 \rightarrow alu$$

$$ir \rightarrow s2 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow c$$

$$c \rightarrow rf$$

SRL Rd, Rs1, Rs2

$pc \rightarrow eab$ $edb \rightarrow ir$ $rf \rightarrow a$ $rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

SRL.I Rd, Rs1, Imm

$$pc \rightarrow eab$$

$$edb \rightarrow ir$$

$$rf \rightarrow a$$

$$pc \rightarrow s2 \rightarrow alu$$

$$+4 \rightarrow s1 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow pc$$

$$a \rightarrow s1 \rightarrow alu$$

$$ir \rightarrow s2 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow c$$

$$c \rightarrow rf$$

SRA Rd, Rs1, Rs2

$pc \rightarrow eab$ $edb \rightarrow ir$ $rf \rightarrow a$ $rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ $c \rightarrow rf$

SRA.I Rd, Rs1, Imm

$$pc \rightarrow eab$$

$$edb \rightarrow ir$$

$$rf \rightarrow a$$

$$pc \rightarrow s2 \rightarrow alu$$

$$+4 \rightarrow s1 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow pc$$

$$a \rightarrow s1 \rightarrow alu$$

$$ir \rightarrow s2 \rightarrow alu$$

$$alu \rightarrow dst \rightarrow c$$

$$c \rightarrow rf$$

54



LHI Rd, Imm

Rd(0:15) <- Imm; Rd(16:31) <- hex0000

$$pc \rightarrow eab$$

 $edb \rightarrow ir$

$$pc \rightarrow s2 \rightarrow alu$$

+4 \rightarrow s1 \rightarrow alu
alu \rightarrow dst \rightarrow pc

ir
$$\rightarrow$$
 s1 \rightarrow alu
16 \rightarrow s2 \rightarrow alu
alu \rightarrow dst \rightarrow c

$$c \rightarrow rf$$

NOP

$$pc \rightarrow eab$$


 $edb \rightarrow ir$

$$pc \rightarrow s2 \rightarrow alu$$


+4 \rightarrow s1 \rightarrow alu
alu \rightarrow dst \rightarrow pc



SEQ Rd, Rs1, Rs2



SEQ.I Rd, Rs1, Imm




56






SNE Rd, Rs1, Rs2




SNE.I Rd, Rs1, Imm








SLT Rd, Rs1, Rs2




SLT.I Rd, Rs1, Imm






CADSL

SLE Rd, Rs1, Rs2




SLE.I Rd, Rs1, Imm






CADSL

SGT Rd, Rs1, Rs2




SGT.I Rd, Rs1, Imm




60



SGE Rd, Rs1, Rs2




SGE.I Rd, Rs1, Imm






BEQZ Rs, Label



BNEZ Rs, Label





J Label

$$pc \rightarrow eab$$

 $edb \rightarrow ir$

$$pc \rightarrow s2 \rightarrow alu$$

+4 \rightarrow s1 \rightarrow alu
alu \rightarrow dst \rightarrow pc

$$ir \rightarrow s1 \rightarrow alu$$

 $pc \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mar$

$$mar \rightarrow s2 \rightarrow alu$$

 $alu \rightarrow dst \rightarrow pc$

JR Rs

$$pc \rightarrow eab$$

 $edb \rightarrow ir$

rf
$$\rightarrow$$
 a
pc \rightarrow s2 \rightarrow alu
+4 \rightarrow s1 \rightarrow alu
alu \rightarrow dst \rightarrow pc

$$a \rightarrow s1 \rightarrow alu$$

alu $\rightarrow dst \rightarrow mar$

$$mar \rightarrow s2 \rightarrow alu$$

 $alu \rightarrow dst \rightarrow pc$





JAL Label


$pc \rightarrow eab$ $edb \rightarrow ir$ $pc \rightarrow s2 \rightarrow alu$ $+4 \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$ $pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$ ir \rightarrow s1 \rightarrow alu $pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$ $c \rightarrow rf$ $mar \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$

JALR Rs

$$\begin{array}{c} pc \rightarrow eab \\ edb \rightarrow ir \\ rf \rightarrow a \\ pc \rightarrow s2 \rightarrow alu \\ +4 \rightarrow s1 \rightarrow alu \\ alu \rightarrow dst \rightarrow pc \\ pc \rightarrow s2 \rightarrow alu \\ alu \rightarrow dst \rightarrow c \\ a \rightarrow s1 \rightarrow alu \\ alu \rightarrow dst \rightarrow mar \\ c \rightarrow rf \\ mar \rightarrow s2 \rightarrow alu \\ alu \rightarrow dst \rightarrow pc \\ \end{array}$$



LW Rd, Rs2(Rs1)




LW.I Rd, Imm(Rs1)

$$\begin{array}{c} pc \rightarrow eab \\ edb \rightarrow ir \\ \\ rf \rightarrow a \\ pc \rightarrow s2 \rightarrow alu \\ +4 \rightarrow s1 \rightarrow alu \\ alu \rightarrow dst \rightarrow pc \\ \\ a \rightarrow s1 \rightarrow alu \\ ir \rightarrow s2 \rightarrow alu \\ ir \rightarrow s2 \rightarrow alu \\ alu \rightarrow dst \rightarrow mar \\ \\ mar \rightarrow eab \\ edb \rightarrow mdr \\ \\ mdr \rightarrow s1 \rightarrow alu \\ alu \rightarrow dst \rightarrow c \\ \\ c \rightarrow rf \\ \end{array}$$




SW Rd, Rs2(Rs1)



SW.I Rd, Imm(Rs1)

$$pc \rightarrow eab$$
 $edb \rightarrow ir$
 $rf \rightarrow a$
 $pc \rightarrow s2 \rightarrow alu$
 $+4 \rightarrow s1 \rightarrow alu$
 $alu \rightarrow dst \rightarrow pc$
 $a \rightarrow s1 \rightarrow alu$
 $ir \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mar$
 $rf \rightarrow b$
 $b \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mdr$
 $mar \rightarrow eab$
 $mdr \rightarrow edb$

LH Rd, Rs2(Rs1)




LW.I Rd, Imm(Rs1)

pc → eab
$edb \rightarrow ir$
$rf \rightarrow a$
$pc \rightarrow s2 \rightarrow alu$
$+4 \rightarrow s1 \rightarrow alu$
$alu \rightarrow dst \rightarrow pc$
$a \rightarrow s1 \rightarrow alu$
$ir \rightarrow s2 \rightarrow alu$
$alu \rightarrow dst \rightarrow mar$
mar → eab
edb → mdr
$mdr \rightarrow s1 \rightarrow alu$
$16 \rightarrow s2 \rightarrow alu$
$alu \rightarrow dst \rightarrow c$
$c \rightarrow rf$

67



SH Rd, Rs2(Rs1)



SH.I Rd, Imm(Rs1)

$$pc \rightarrow eab$$
 $edb \rightarrow ir$
 $rf \rightarrow a$
 $pc \rightarrow s2 \rightarrow alu$
 $+4 \rightarrow s1 \rightarrow alu$
 $alu \rightarrow dst \rightarrow pc$
 $a \rightarrow s1 \rightarrow alu$
 $ir \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mar$
 $rf \rightarrow b$
 $b \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mdr$
 $mar \rightarrow eab$
 $mdr \rightarrow edb$


LB Rd. Rs2(Rs1)

<u>LB Rd, Rs2(Rs1)</u>
$pc \rightarrow eab$
$edb \rightarrow ir$
$rf \rightarrow a$
$rf \rightarrow b$
$pc \rightarrow s2 \rightarrow alu$
$+4 \rightarrow s1 \rightarrow alu$
$alu \rightarrow dst \rightarrow pc$
a → s1 → aĺu
$b \rightarrow s2 \rightarrow alu$
$alu \rightarrow dst \rightarrow mar$
mar → eab
$edb \rightarrow mdr$
$mdr \rightarrow s1 \rightarrow alu$
$24 \rightarrow s2 \rightarrow alu$
$alu \rightarrow dst \rightarrow c$
$c \rightarrow rf$

LB.I Rd, Imm(Rs1)

$$pc \rightarrow eab$$
 $edb \rightarrow ir$
 $rf \rightarrow a$
 $pc \rightarrow s2 \rightarrow alu$
 $+4 \rightarrow s1 \rightarrow alu$
 $alu \rightarrow dst \rightarrow pc$
 $a \rightarrow s1 \rightarrow alu$
 $ir \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mar$
 $mar \rightarrow eab$
 $edb \rightarrow mdr$
 $mdr \rightarrow s1 \rightarrow alu$
 $24 \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow c$
 $c \rightarrow rf$


SB Rd, Rs2(Rs1)



SB.I Rd, Imm(Rs1)

$$pc \rightarrow eab$$
 $edb \rightarrow ir$
 $rf \rightarrow a$
 $pc \rightarrow s2 \rightarrow alu$
 $+4 \rightarrow s1 \rightarrow alu$
 $alu \rightarrow dst \rightarrow pc$
 $a \rightarrow s1 \rightarrow alu$
 $ir \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mar$
 $rf \rightarrow b$
 $b \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mdr$
 $mar \rightarrow eab$
 $mdr \rightarrow edb$


SB Rd, Rs2(Rs1)



SB.I Rd, Imm(Rs1)

$$pc \rightarrow eab$$
 $edb \rightarrow ir$
 $rf \rightarrow a$
 $pc \rightarrow s2 \rightarrow alu$
 $+4 \rightarrow s1 \rightarrow alu$
 $alu \rightarrow dst \rightarrow pc$
 $a \rightarrow s1 \rightarrow alu$
 $ir \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mar$
 $rf \rightarrow b$
 $b \rightarrow s2 \rightarrow alu$
 $alu \rightarrow dst \rightarrow mdr$
 $mar \rightarrow eab$
 $mdr \rightarrow edb$

Level 2 Flowcharts







ADD Rd, Rs1, Rs2

			ir
$pc \rightarrow eab$ $edb \rightarrow ir$			nop
	uD → II		
			none
add1	add1 none		add2
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
add2		none	add3

a –	$a \rightarrow s1 \rightarrow alu$		none
	\Rightarrow s2 \rightarrow 8		add
alu	→ dst -	→ C	
S.1 6.	, 0.01	, ,	none
add3		none	add4
	,		none
	$c \rightarrow rf$		
			none
add4		none	ib

ADD.I Rd, Rs1, Imm

		ir	
pc → eab			nop
	$edb \rightarrow ir$		
			none
add5		none	add6
rf → a			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
	$alu \rightarrow dst \rightarrow pc$		
αια -/ ασι -/ ρυ			none
add6	add6 none		

a –	$a \rightarrow s1 \rightarrow alu$		none
	\Rightarrow s2 \rightarrow 8		add
alu	→ dst -	→ C	
	, 3.51		none
add7		s16	add8
	,		none
	$c \rightarrow rf$		
			none
add8		none	ib



SUB Rd, Rs1, Rs2

pc → eab			ir
			nop
	$edb \rightarrow ir$		
			none
sub1	sub1 none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
sub2		none	sub3

a –	$a \rightarrow s1 \rightarrow alu$		none
	\Rightarrow s2 \rightarrow 8		sub
alu	→ dst -	→ C	
	, do:		none
sub3	none		sub4
	,		none
	$c \rightarrow rf$		
			none
sub4		none	ib



SUB.I Rd, Rs1, Imm

		ir	
$pc \rightarrow eab$ $edb \rightarrow ir$			nop
	$\omega \omega \rightarrow \Pi$		
			none
sub5		none	sub6
rf → a			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow pc$			
			none
sub6	sub6 none		

a –	$a \rightarrow s1 \rightarrow alu$		none
	\Rightarrow s2 \rightarrow 8		sub
alu	→ dst -	→ C	
	, 3.51		none
sub7	s16		sub8
			none
	$c \rightarrow rf$		
			none
sub8		none	ib



AND Rd, Rs1, Rs2

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
and1		none	and2
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
and2		none	and3

a –	$a \rightarrow s1 \rightarrow alu$		none
	\Rightarrow s2 \rightarrow 8		and
alu	→ dst -	→ C	
	, 3.51		none
and3		none	and4
	,		none
	$c \rightarrow rf$		
			none
and4		none	ib



AND.I Rd, Rs1, Imm

		ir	
$pc \rightarrow eab$ $edb \rightarrow ir$			nop
	an → II		
			none
and5		none	and6
rf → a			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow pc$			
αια / αστ / ρσ			none
and6	and6 none		

a –	$a \rightarrow s1 \rightarrow alu$		none
	\Rightarrow s2 \rightarrow 8		and
alu	→ dst -	→ C	
	, 0.01	, ,	none
and7	and7 s16		and8
	c → rf		
			none
and8		none	ib



OR Rd, Rs1, Rs2

$pc \rightarrow eab$ $edb \rightarrow ir$			ir
			nop
E	\Rightarrow II		
			none
or1	or1 none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$			none
or2		none	or3

a –	a → s1 → alu		none
	$b \rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
<u> </u>	aid -> dst -> c		
or3	none		or4
	c → rf		
			none
or4		none	ib

OR.I Rd, Rs1, Imm

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
or5	or5 none		
rf → a			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow pc$			
			none
or6	or6 none		

a –	$a \rightarrow s1 \rightarrow alu$		none
	$a \rightarrow 31 \rightarrow alu$ ir $\rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
	alu 7 ust 7 c		
or7	s16		or8
	c → rf		
			none
or8		none	ib

XOR Rd, Rs1, Rs2

			ir
pc → eab edb → ir			nop
	;uD → II		
			none
xor1	xor1 none		
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
xor2		none	xor3

a –	$a \rightarrow s1 \rightarrow alu$		
	\Rightarrow s2 \rightarrow 8		xor
alu	→ dst -	→ C	
	, dot	, ,	none
xor3	xor3 none		xor4
	c → rf		
			none
xor4		none	ib



SUB.I Rd, Rs1, Imm

pc → eab			ir
			nop
6	$edb \rightarrow ir$		
			none
xor5	xor5 none		
rf o a			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
alu → dst → pc			none
xor6	xor6 none		

a –	$a \rightarrow s1 \rightarrow alu$ ir $\rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
S.1 6 1	alu -> ust -> c		
xor7	s16		xor8
	c → rf		
			none
xor8		none	ib

SLL Rd, Rs1, Rs2

			ir
$pc \rightarrow eab$ $edb \rightarrow ir$			nop
	uD → II		
			none
sII1	sll1 none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
sll2	sll2 none		

a –	$a \rightarrow s1 \rightarrow alu$ b $\rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
	aiu -> ust -> c		
sll3		sll4	
	c → rf		
			none
sll4		none	ib



SLL.I Rd, Rs1, Imm

$pc \rightarrow eab$ $edb \rightarrow ir$			ir
			nop
E	\Rightarrow II		
			none
sll5	sll5 none		
rf → a			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
alu → dst → pc			none
sll6	sll6 none		

a –	a → s1 → alu		
$ir \rightarrow s2 \rightarrow alu$			sll
alu	→ dst -	→ C	
<u> </u>	alu -7 ust -7 c		
sll7	s16		sll8
	c → rf		
			none
sll8		none	ib



SRL Rd, Rs1, Rs2

pc → eab			ir
			nop
	$edb \rightarrow ir$		
			none
srl1	srl1 none		
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
srl2		none	srl3

a –	$a \rightarrow s1 \rightarrow alu$ $b \rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
<u> </u>	, 5.54		none
srl3		srl4	
	c → rf		
			none
srl4		none	ib

SRL.I Rd, Rs1, Imm

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
srl5	srl5 none		
rf → a			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
alu → dst → pc			none
srl6		none	srl7

a –	$a \rightarrow s1 \rightarrow alu$ ir $\rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
	, 3.51		none
srl7		s16	srl8
	c → rf		
			none
srl8		none	ib

SRA Rd, Rs1, Rs2

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
sra1	sra1 none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
sra2		none	sra3

$a \rightarrow s1 \rightarrow alu$			none
	\Rightarrow s2 \rightarrow 8		sra
alu	→ dst -	→ C	
	, dot	, ,	none
sra3	sra3 none		
	c → rf		
			none
sra4		none	ib



SRA.I Rd, Rs1, Imm

7/8 Oct 2014

$pc \rightarrow eab$ $edb \rightarrow ir$			ir
			nop
•	$\omega \omega \rightarrow \Pi$		
			none
sra5	5 none		sra6
rf → a			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow pc$			
αια - γ αστ - γ ρυ			none
sra6		none	sra7

a –	a → s1 → alu		
	\Rightarrow s2 \rightarrow 8		sra
alu	→ dst -	→ C	
	, 3.51		none
sra7		s16	sra8
	c → rf		
			none
sra8		none	ib

LHI Rd, Imm


Rd(0:15) <- Imm; Rd(16:31) <- hex0000

			ir
	pc → eab		
	$edb \rightarrow ir$		
			none
lhi1		none	lhi2
			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow pc$			
ald -7 dSt -7 pc			none
lhi2	Ihi2 none		

ir → s1 → alu			none	
	\rightarrow s2 \rightarrow		sll	
alu	→ dst -	→ C		
	, 0.01	, ,	none	
lhi3	lhi3 s16			
	c → rf			
			none	
			ib	





NOP







SEQ Rd, Rs1, Rs2






SEQ.I Rd, Rs1, Imm










SNE Rd, Rs1, Rs2






SNE.I Rd, Rs1, Imm









SLT Rd, Rs1, Rs2









SLT.I Rd, Rs1, Imm









SLE Rd, Rs1, Rs2









SLE.I Rd, Rs1, Imm









SGT Rd, Rs1, Rs2









SGT.I Rd, Rs1, Imm









SGE Rd, Rs1, Rs2









SGE.I Rd, Rs1, Imm






BEQZ Rs, Label


pc → eab edb → ir			ir nop none
beqz1	eqz1 none		
$rf \rightarrow a$			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
alu → dst → pc			none
beqz2		none	beqz3





BNEZ Rs, Label





J Label

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
j1		none	j2
			none
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow pc$			
			none
į2		none	j3

ir \rightarrow s1 \rightarrow alu pc \rightarrow s2 \rightarrow alu alu \rightarrow dst \rightarrow mar		none	
		add	
			exc
ј3		s26	j4
mar → s2 → alu alu → dst → pc			none
			S2_p
			none
j4		none	ib



JR Rs

pc → eab edb → ir		ir	
		nop	
			none
jr1		none	jr2
rf \rightarrow a pc \rightarrow s2 \rightarrow alu +4 \rightarrow s1 \rightarrow alu			none
			add
alu → dst → pc			none

a → s1 → alu alu → dst → mar		none	
		S1_p	
			exc
jr3		none	jr4
mar → s2 → alu alu → dst → pc			none
			S2_p
			none
jr4		none	ib

		ir
•	pc → eab	
$ $ edb \rightarrow i	r	
		none
jal1	none	jal2
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$		none
		add
alu → dst -		
	none	
jal2	none	jal3
$pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$		none
		S2_p
		none
jal3	none	jal4

JAL Label

ir \rightarrow s1 \rightarrow alu pc \rightarrow s2 \rightarrow alu alu \rightarrow dst \rightarrow mar		none	
		add	
aiu –			
	$c \rightarrow rf$		exc
jal4		s26	jal5
mar → s2 → alu alu → dst → pc			none
			S2_p
			none
jal5		none	ib



LW Rd, Rs2(Rs1)

		ir	
pc → eab			nop
	$db \rightarrow ir$		
			none
lw1		none	lw2
$rf \rightarrow a$		none	
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
lw2		none	lw3
$a \rightarrow s1 \rightarrow alu$			none
$b \rightarrow s2 \rightarrow alu$			add
alu → dst → mar			
			none
lw3		none	lw4

mar → eab			RW
			none
	edb \rightarrow mdr		
			none
lw4		none	lw5
	$mdr \rightarrow s1 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$		
alu	\rightarrow ust \rightarrow	C	
			none
lw5		none	lw6
c o rf			none
			none
			none
lw6 none			ib

LW.I Rd, Imm(Rs1)


			ir
pc → eab		nop	
$edb \rightarrow ir$			
	ı		none
lw7		none	lw8
	$rf \rightarrow a$		none
•	$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$		add
. , , , , , , , , , , , , , , , , , , ,			
alu -	$alu \rightarrow dst \rightarrow pc$		none
lw8		none	lw9
$a \rightarrow s1 \rightarrow alu$ ir $\rightarrow s2 \rightarrow alu$		none	
		add	
alu -	\rightarrow dst \rightarrow	mar	
3.1 0.	, 5.5 ,		none
lw9		s16	lw10

		RW	
	mar → eab edb → mdr		none
	JD -> IIIUI		
			none
lw10		none	lw11
			none
	\rightarrow s1 \rightarrow dst \rightarrow		S1_p
alu	→ ust →		
			none
lw11	none		lw12
	$c \rightarrow rf$		
			none
lw12		none	ib



		ir	
pc → eab			nop
edb o ir			
			none
sw1		none	sw2
	$rf \rightarrow a$ $rf \rightarrow b$		none
pc -	\rightarrow s2 \rightarrow	alu	add
+4 → s1 → alu			
alu -	alu \rightarrow dst \rightarrow pc		none
sw2		none	sw3
	$a \rightarrow s1 \rightarrow alu$		none
$b \rightarrow s2 \rightarrow alu$		add	
aiu –	$alu \rightarrow dst \rightarrow mar$		
	$rf \rightarrow b$		none
sw3		none	sw4


SW Rd, Rs2(Rs1)





	no v oob		ir
$pc \rightarrow eab$		nop	
$edb \rightarrow ir$			
			none
sw6		none	sw7
	$rf \rightarrow a$		none
•	\rightarrow s2 \rightarrow		add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$		none	
sw7		none	sw8
	\rightarrow s1 \rightarrow a		none
ir \rightarrow s2 \rightarrow alu alu \rightarrow dst \rightarrow mar		add	
alu –		IIIai	
	$rf \rightarrow b$		none
sw8		s16	sw9

SW.I Rd, Imm(Rs1)




LH Rd, Rs2(Rs1)

pc → eab		ir
		nop
edb \rightarrow ir		
		none
lh1	none	lh2
$ \begin{array}{c} \text{rf} \rightarrow a \\ \text{rf} \rightarrow b \end{array} $		none
$pc \rightarrow s2 \rightarrow$	alu	add
+4 → s1 → alu		
alu → dst -	→ pc	none
lh2	none	lh3
a → s1 → alu		none
$b \rightarrow s2 \rightarrow alu$		add
alu \rightarrow dst \rightarrow	mar	
414 / 401 /		none
lh3	none	lh4

		RH	
mar → eab			none
E	$edb \to mdr$		
			none
lh4		none	lh5
mdr	\rightarrow s1 \rightarrow	alu	none
	\rightarrow s2 \rightarrow 8		sra
alu	\rightarrow dst \rightarrow	С	
			none
lh5		none	
	c o rf		
			none
lh6		none	ib


LH.I Rd, Imm(Rs1)

pc → eab			ir
		nop	
$edb \rightarrow ir$			
			none
lh7		none	lh8
	$rf \rightarrow a$		none
•	\rightarrow s2 \rightarrow		add
+4 → s1 → alu			
alu -	$alu \rightarrow dst \rightarrow pc$		none
lh8		none	lh9
$a \rightarrow s1 \rightarrow alu$ ir $\rightarrow s2 \rightarrow alu$		none	
		add	
alu –	\rightarrow dst \rightarrow	mar	
	,		none
lh9		s16	lh10



pc → eab		ir	
		nop	
edb o ir			
			none
sh1		none	sh2
	$rf \rightarrow a$ $rf \rightarrow b$		none
pc -	\rightarrow s2 \rightarrow	alu	add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$		none	
sh2		none	sh3
_	$a \rightarrow s1 \rightarrow alu$		none
$b \rightarrow s2 \rightarrow alu$		add	
$alu \rightarrow dst \rightarrow mar$			
	$rf \rightarrow b$		none
sh3		none	sh4


SH Rd, Rs2(Rs1)





			ir
pc → eab			nop
$edb \rightarrow ir$			
			none
sh6		none	sh7
	$rf \rightarrow a$		none
•	$pc \rightarrow s2 \rightarrow alu$		add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$		none	
sh7		none	sh8
	$a \rightarrow s1 \rightarrow alu$		none
$ir \rightarrow s2 \rightarrow alu$			add
aiu –	$alu \rightarrow dst \rightarrow mar$		
	$rf \rightarrow b$		none
sh8		s16	sh9

SH.I Rd, Imm(Rs1)







LB Rd, Rs2(Rs1)

pc → eab		ir
		nop
edb \rightarrow ir		
	_	none
lb1	none	lb2
$rf \rightarrow a$		none
$pc \rightarrow s2 \rightarrow$	→ alu	add
+4 → s1 → alu		
$alu \rightarrow dst -$	→ pc	none
lb2	none	lb3
$a \rightarrow s1 \rightarrow alu$		none
$b \rightarrow s2 \rightarrow alu$		add
$alu \rightarrow dst \rightarrow mar$		
		none
lb3	none	lb4

		RB	
mar → eab edb → mdr			none
	JD → IIIUI		
			none
lb4		none	lb5
mdr	\rightarrow s1 \rightarrow	alu	none
24 -	\rightarrow s2 \rightarrow a	alu	sra
alu	\rightarrow dst \rightarrow	С	
			none
lb5		none	
c → rf			none
			none
lb6		none	ib

LB.I Rd, Imm(Rs1)


pc → eab		ir	
		nop	
$edb \rightarrow ir$			
			none
lb7		none	lb8
	$rf \rightarrow a$		none
•	$pc \rightarrow s2 \rightarrow alu$		add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$		none	
lb8		none	lb9
a → s1 → alu			none
$ir \rightarrow s2 \rightarrow alu$			add
alu -	\rightarrow dst \rightarrow	mar	
	, 3.3. ,		none
lb9		s16	lb10

			RB
	mar → eab edb → mdr		
	JD -> IIIUI		
			none
lb10		none	lb11
mdr	\rightarrow s1 \rightarrow	alu	none
	$24 \rightarrow s2 \rightarrow alu$		
alu	\rightarrow dst \rightarrow	С	
			none
lb11	lb11 none		
			none
$c \rightarrow rf$			none
			none
lb12 none			ib



			ir
	$c \rightarrow eal$		nop
6	$db \rightarrow ii$		
			none
sb1		none	sb2
	$rf \rightarrow a$		none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
alu -	→ dst →	pc	none
sb2 none			sb3
$a \rightarrow s1 \rightarrow alu$			none
$b \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \rightarrow b$			none
sb3		none	sb4

SB Rd, Rs2(Rs1)










no voch			ir
•	$c \rightarrow eal$		nop
	$db \rightarrow ii$		
		Г	none
sb6		none	sb7
	$rf \rightarrow a$		
$pc \rightarrow s2 \rightarrow alu$ +4 $\rightarrow s1 \rightarrow alu$			add
, , , , , , , , , , , , , , , , , , , ,			
alu -	$alu \rightarrow dst \rightarrow pc$		
sb7		none	sb8
$a \rightarrow s1 \rightarrow alu$			none
ir \rightarrow s2 \rightarrow alu alu \rightarrow dst \rightarrow mar			add
alu –		IIIai	
	$rf \rightarrow b$		none
sb8		s16	sb9

SB.I Rd, Imm(Rs1)





or







$rf \rightarrow a$		none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$		add
+4 → s1 → alu		
$alu \rightarrow dst \rightarrow pc$		none
add2	none	add3



a → s1 → alu		none	
$b \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$			add
alu> ust> c			none
add3		none	add4





$a \rightarrow s1 \rightarrow alu$ $y \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$			none
			add
aid \rightarrow dst \rightarrow c			none
add7		s16/none	add8



ADD Rd, Rs1, Rs2

		ir	
$pc \rightarrow eab$			nop
E	$edb \rightarrow ir$		
			none
add1	add1 none		add2
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$			none
add2		none	add3

a –	$a \rightarrow s1 \rightarrow alu$		none
	\Rightarrow s2 \rightarrow 8		add
_	→ dst -		
		, ,	none
add3	none		add4
	c o rf		none
			nop
			none
add4		none	ib




ADD.I Rd, Rs1, Imm

		ir	
$pc \rightarrow eab$			nop
	$edb \rightarrow ir$		
			none
add5		none	add6
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
add6		none	add7

a –	$a \rightarrow s1 \rightarrow alu$		none
	\Rightarrow s2 \rightarrow 8		add
alu	→ dst -	→ C	
	, 3.00		none
add7		s16	add8
	·		none
	$c \rightarrow rf$		
			none
add8		none	ib



Arithmetic Logic Unit





Level 2 Hardware Flowchart: Merging

Merge identical states

```
add1 = add5 = sub1 = sub5 = and1 = and 5 = or1 = 0r5 = xor1

= xor5 = sll1 = sll5 = srl 1 = srl5 = sra1 = sra5 = lhi1 = nop1

= seq1 = seq8 = sne1 = sne8 = sgt1 = sge8 = slt1 = slt 8 =

sle1 = sle8 = beqz1 = bnez1 = j1 = jr1 = jal1= jalr1 = lw1 =

lw7 = sw1 = sw6 = lh1 = lh7 = sh1 = sh6 = lb1 = lb7 = sb1 =

sb6 = fetch
```





Level 2 Hardware Flowchart: Merging





ADD Rd, Rs1, Rs2

		ir	
pc → eab			nop
E	$edb \rightarrow ir$		
			none
fetch	fetch none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	add_1

a → s1 → alu		none	
	\Rightarrow s2 \rightarrow 8		add
alu	→ dst -	→ C	
	, dot	, ,	none
add_1	add_1 none		W_B
	c → rf		none
			nop
			none
W_B		none	fetch



ADD.I Rd, Rs1, Imm

$pc \rightarrow eab$ $edb \rightarrow ir$			ir
			nop
-			
			none
fetch		none	dec
$rf \to a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	add_1

$a \rightarrow s1 \rightarrow alu$ y $\rightarrow s2 \rightarrow alu$			none
			add
alu	→ dst -	→ C	
	, 0.01		none
add_1	dd_1 s16		W_B
	c → rf		
			none
W_B		none	fetch

SUB Rd, Rs1, Rs2

$pc \rightarrow eab$			ir
			nop
E	$edb \rightarrow ir$		
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	sub_1

$a \rightarrow s1 \rightarrow alu$			none
	\Rightarrow s2 \rightarrow 8		sub
_	→ dst -		
	, dot	, ,	none
sub_1	sub_1 none		W_B
	c → rf		
			none
W_B		none	fetch



SUB.I Rd, Rs1, Imm

$pc \rightarrow eab$ $edb \rightarrow ir$			ir
			nop
E	\Rightarrow II		
			none
fetch	fetch none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	sub_1

a –	$a \rightarrow s1 \rightarrow alu$ y $\rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
<u> </u>	,		none
sub_1		s16	W_B
	c → rf		
			none
W_B		none	fetch

AND Rd, Rs1, Rs2

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	and_1

a → s1 → alu			none
	\Rightarrow s2 \rightarrow 8		and
_	→ dst -		
	, dot	, ,	none
and_1	and_1 none		W_B
	c → rf		
			none
W_B		none	fetch



AND.I Rd, Rs1, Imm

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
fetch	fetch none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	and_1

$a \rightarrow s1 \rightarrow alu$			none
	$y \rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
	, GO	, ,	none
and_1	s16		W_B
	c → rf		
			none
W_B		none	fetch

OR Rd, Rs1, Rs2

		ir	
$pc \rightarrow eab$			nop
E	$edb \rightarrow ir$		
			none
fetch	fetch none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	or_1

$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			or
alu	→ dst -	→ C	
			none
or_1	none		W_B
	c → rf		
			none
W_B		none	fetch



OR.I Rd, Rs1, Imm

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	or_1

a → s1 → alu			none
$y \rightarrow s2 \rightarrow alu$			or
alu	→ dst -	→ C	
5.101	, 0.01		none
or_1	or_1 s16		
	c → rf		
			none
W_B		none	fetch

XOR Rd, Rs1, Rs2

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
fetch	fetch none		
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	xor_1

a –	$a \rightarrow s1 \rightarrow alu$ y $\rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
	, do:		none
xor_1		none	W_B
	c → rf		
			none
W_B		none	fetch



XOR.I Rd, Rs1, Imm

pc → eab			ir
			nop
	$edb \rightarrow ir$		
			none
fetch	fetch none		
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	xor_1

$a \rightarrow s1 \rightarrow alu$			none
	\Rightarrow s2 \rightarrow 8		xor
	→ dst -		
ard .	, dot	, ,	none
xor_1	xor_1 s16		W_B
	c → rf		
			none
W_B		none	fetch

SLL Rd, Rs1, Rs2

			ir
$pc \rightarrow eab$ $edb \rightarrow ir$			nop
	uD → II		
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	SII_1

a → s1 → alu			none
	\Rightarrow s2 \rightarrow 8		sll
_	→ dst -		
	, dot	, ,	none
SII_1	SII_1 none		W_B
	c → rf		
			none
W_B		none	fetch



SLL.I Rd, Rs1, Imm

pc → eab			ir
			nop
•	$edb \rightarrow ir$		
			none
fetch	fetch none		
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	SII_1

a → s1 → alu		none	
	$y \rightarrow s2 \rightarrow alu$		
alu	→ dst -	→ C	
	aid -> ust -> c		
SII_1	SII_1 s16		
	c → rf		
			none
W_B		none	fetch



SRL Rd, Rs1, Rs2

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
fetch	fetch none		
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	srl_1

a → s1 → alu			none
	\Rightarrow s2 \rightarrow 8		srl
	→ dst -		
	, dot	, ,	none
srl_1		none	W_B
	c → rf		
			none
W_B		none	fetch

SRL.I Rd, Rs1, Imm

pc → eab		ir	
		nop	
E	$edb \rightarrow ir$		
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$		none	
dec	dec none		

a → s1 → alu		none	
$y \rightarrow s2 \rightarrow alu$			srl
alu	→ dst -	→ C	
	, GO	, ,	none
srl_1		s16	W_B
		none	
c o rf			nop
			none
W_B		none	fetch

SRA Rd, Rs1, Rs2

pc → eab		ir	
		nop	
E	$edb \rightarrow ir$		
			none
fetch	etch none		
rf → a			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec	dec none		

$a \rightarrow s1 \rightarrow alu$ y $\rightarrow s2 \rightarrow alu$		none	
		sra	
alu	→ dst -	→ C	
	, 3.51		none
sra_1		none	W_B
			none
	c → rf		
,			none
W_B		none	fetch

SRA.I Rd, Rs1, Imm

pc → eab		ir	
		nop	
E	$edb \rightarrow ir$		
			none
fetch		dec	
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$		none	
dec	dec none		

$a \rightarrow s1 \rightarrow alu$		none	
$y \rightarrow s2 \rightarrow alu$			sra
alu	→ dst -	→ C	
5.101	, 0.01		none
sra_1		s16	W_B
·		none	
c o rf			nop
			none
W_B		none	fetch

LHI Rd, Imm

Rd(0:15) <- Imm; Rd(16:31) <- hex0000


pc → eab		ir	
		nop	
-	$edb \rightarrow ir$		
			none
fetch	none		dec
$rf \to a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$		none	
dec	dec none		


$ir \rightarrow s1 \rightarrow alu$		none	
$16 \rightarrow s2 \rightarrow alu$			sll
alu	→ dst -	→ C	
	, dot	, 0	none
lhi_1		s16	W_B
		none	
$c \rightarrow rf$			nop
			none
W_B		none	fetch

NOP

pc → eab edb → ir		ir	
		nop	
E	$\omega \omega \rightarrow \Pi$		
			none
fetch		none	dec
rf → a		none	
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
$+4 \rightarrow s1 \rightarrow alu$			
$alu \rightarrow dst \rightarrow pc$		none	
dec none			fetch


SEQ Rd, Rs1, Rs2









SEQ.I Rd, Rs1, Imm









SNE Rd, Rs1, Rs2









SNE.I Rd, Rs1, Imm









SLT Rd, Rs1, Rs2








SLT.I Rd, Rs1, Imm













SLE Rd, Rs1, Rs2






SLE.I Rd, Rs1, Imm









SGT Rd, Rs1, Rs2









SGT.I Rd, Rs1, Imm









SGE Rd, Rs1, Rs2








SGE.I Rd, Rs1, Imm








BEQZ Rs, Label


			ir
•	c o eak		nop
E			
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	breqz





BNEZ Rs, Label

		ir	
· •	$pc \rightarrow eab$		
	$edb \rightarrow ir$		
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	brnez





J Label

pc → eab			ir
			nop
E	$edb \rightarrow ir$		
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	j_1

ir → s1 → alu			none
	\rightarrow s2 \rightarrow	_	add
alu -	\rightarrow dst \rightarrow	mar	
			exc
j_1		s26	ld_pc
	\rightarrow s2 \rightarrow		S2_p
alu ·	$alu \rightarrow dst \rightarrow pc$		
			none
ld_pc		none	fetch



JR Rs

			ir
-	$pc \rightarrow eab$		
	\Rightarrow db \rightarrow ir		
			none
fetch		none	dec
$rf \rightarrow a$			none
rf → b pc → s2 → alu			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	jr_1

		none	
	a → s1 → alu alu → dst → mar		
aiu –	→ ust →	IIIai	
			exc
jr_1		none	ld_pc
	\rightarrow s2 \rightarrow		S2_p
alu ·	$alu \rightarrow dst \rightarrow pc$		
			none
ld_pc		none	fetch



			ir
	pc → eab		
6	$db \rightarrow ii$	•	
			none
fetch		none	dec
	$rf \rightarrow a$ $rf \rightarrow b$		none
$pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
alu -	→ dst –	→ pc	none
dec		none	jal_1
$pc \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$			none
			S2_p
			none
jal_1		none	jal_2

JAL Label

$ir \rightarrow s1 \rightarrow alu$		none	
-	$pc \rightarrow s2 \rightarrow alu$ alu $\rightarrow dst \rightarrow mar$		
aiu -	$c \rightarrow rf$	IIIai	
	U → II		exc
jal_2	jal_2 s26		ld_pc
			none
	$mar \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow pc$		
alu			
			none
ld_pc		none	fetch



LW Rd, Rs2(Rs1)

pc → eab			ir
			nop
	$db \rightarrow ir$		
			none
fetch		none	dec
	$rf \rightarrow a$ $rf \rightarrow b$		none
pc -	\rightarrow s2 \rightarrow	alu	add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec		none	Mem_a
a → s1 → alu			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
	$rf \rightarrow b$		none
Mem_a		none	1w_1

			RW
	mar → eab edb → mdr		
	JD -> IIIUI		
			none
lw_1		none	lw_2
			none
	\rightarrow s1 \rightarrow dst \rightarrow		S1_p
ald	/ u ot /		
			none
lw_2		none	W_B
			none
$c \rightarrow rf$			none
			none
W_B none			fetch


LW.I Rd, Imm(Rs1)

			ir
•	c o eal		nop
6	$\omega \omega \rightarrow \Pi$		
			none
fetch		none	dec
	$rf \rightarrow a$		none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 -	\rightarrow s1 \rightarrow	alu	
alu -	→ dst →	pc	none
dec		none	Mem_a
a → s1 → alu			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \to b$			none
Mem_a		s16	lw_1

			RW
	mar → eab edb → mdr		
			none
lw_1		none	lw_2
			none
	\rightarrow s1 \rightarrow dst \rightarrow		S1_p
alu	\rightarrow ust \rightarrow	C	
			none
lw_2		none	W_B
$c \rightarrow rf$			none
			none
W_B none			fetch


pc → eab			ir
			nop
E	$db \rightarrow ir$		
			none
fetch		none	dec
	$rf \rightarrow a$ $rf \rightarrow b$		none
pc -	\rightarrow s2 \rightarrow	alu	add
+4 -	\rightarrow s1 \rightarrow	alu	
alu -	\rightarrow dst \rightarrow	pc	none
dec none			Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \rightarrow b$			none
Mem_a		none	sw_1

SW Rd, Rs2(Rs1)



			ir
	$c \rightarrow eal$		nop
	$db \rightarrow ii$		
			none
fetch		none	dec
	$rf \rightarrow a$ $rf \rightarrow b$		none
$rr \rightarrow p$ pc \rightarrow s2 \rightarrow alu			add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec none			Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \rightarrow b$			none
Mem_a		s16	sw_1

SW.I Rd, Imm(Rs1)







LH Rd, Rs2(Rs1)

pc → eab			ir
			nop
	$db \rightarrow ir$		
			none
fetch		none	dec
	$rf \rightarrow a$ $rf \rightarrow b$		none
$pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec		none	Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \to b$			none
Mem_a		none	lh_1

mar → eab edb → mdr			RH
			none
-			
			none
lh_1		none	lh_2
mdr	\rightarrow s1 \rightarrow	alu	none
16 -	$16 \rightarrow s2 \rightarrow alu$		
alu	\rightarrow dst \rightarrow	C	
			none
lh_2	lh_2 none		
$c \rightarrow rf$			none
			none
W_B none			fetch




LH.I Rd, Imm(Rs1)

pc → eab			ir
			nop
e	$db \rightarrow ir$		
			none
fetch		none	dec
	$rf \rightarrow a$		none
			add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec		none	Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
	$rf \rightarrow b$		none
Mem_a		s16	lh_1

			RW
	mar → eab edb → mdr		
	JD → IIIUI		
			none
lh_1		none	lh_2
mdr	\rightarrow s1 \rightarrow	alu	none
16 -	\rightarrow s2 \rightarrow a	alu	sra
alu	\rightarrow dst \rightarrow	С	
lh_2	lh_2 none		
c → rf			none
			none
W_B	fetch		

			ir
pc → eab			nop
	$db \rightarrow ii$		
			none
fetch		none	dec
	$rf \rightarrow a$		none
			add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec		none	Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \rightarrow b$			none
Mem_a		none	sh_1


SH Rd, Rs2(Rs1)





pc → eab			ir
			nop
	$db \to ii$		
			none
fetch		none	dec
	$rf \rightarrow a$		none
rf → b pc → s2 → alu			add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec		none	Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \rightarrow b$			none
Mem_a		s16	sh_1

SH.I Rd, Imm(Rs1)






LB Rd, Rs2(Rs1)

			ir
_	$c \rightarrow eab$		nop
6	$db \rightarrow ir$		
			none
fetch		none	dec
	$rf \rightarrow a$ $rf \rightarrow b$		none
pc -	\rightarrow s2 \rightarrow	alu	add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec		none	Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \to b$			none
Mem_a		none	lb_1

		RB	
	mar → eab edb → mdr		
			none
lb_1		none	lb_2
mdr	\rightarrow s1 \rightarrow	alu	none
24 -	$24 \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$		
alu			
lb_2	lb_2 none		
$c \rightarrow rf$			none
			none
W_B	W_B none		

LB.I Rd, Imm(Rs1)


pc → eab			ir
			nop
6	$db \rightarrow ir$		
			none
fetch		none	dec
	$rf \rightarrow a$		none
			add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec		none	Mem_a
a → s1 → alu			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
	$rf \rightarrow b$		none
Mem_a		s16	lb_1





			ir
pc → eab			nop
6	$db \rightarrow ii$		
			none
fetch		none	dec
	$rf \rightarrow a$		none
rf → b pc → s2 → alu			add
+4 → s1 → alu			
alu -	→ dst →	pc	none
dec none			Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \rightarrow b$			none
Mem_a		none	sb_1

SB Rd, Rs2(Rs1)








pc → eab edb → ir			ir
			nop
			none
fetch		none	dec
$rf \rightarrow a$			none
$rf \rightarrow b$ $pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$			none
dec		none	Mem_a
$a \rightarrow s1 \rightarrow alu$			none
$y \rightarrow s2 \rightarrow alu$			add
$alu \rightarrow dst \rightarrow mar$			
$rf \rightarrow b$			none
Mem_a		s16	sb_1

SB.I Rd, Imm(Rs1)







Implementation - States


States:

- fetch, dec, mem_a
- add_1, sub_1, and_1, or_1, xor_1,sll_1, srl_1, sra_1
- seq_1, neq_1, slt_1, sle_1, sgt_1, sge_1
- Lw_1, lw_2, lh_1, lh_2, lb_1, lb_2, sw_11, sw_2, sh_1, sh_2, sb_1, sb_2
- breqz, brnez, branch, set_1, set_0
- reset






Implementation - Controller






State Transition








State Transition







State Transition







Implementation

Reset


```
when reset_1 =>
s1 enab <= s1 const;
s2 enab <= s2 none;
alu_op_sel <= alu S1 p;</pre>
dest enab <= dest pc;</pre>
const sel <= const 00;
rf_op_sel <= rfop_none;
immed sel <= imm dcare;
exc enab <= exc none;
mem ctrl <= mem fetch;
next state <= fetch;</pre>
```





Implementation

Fetch



```
when fetch =>
s1_enab <= s1_none;
s2_enab <= s2_none;
alu_op_sel <= alu_dcare;</pre>
dest_enab <= dest_none;</pre>
const_sel <= const_dcare;
rf_op_sel <= rfop_none;</pre>
immed_sel <= imm_dcare;</pre>
exc enab <= exc none;
mem_ctrl <= mem_fetch;
if ready = '1' then next_state <= dec;</pre>
else next state <= fetch;
end if;
```

Dec

$ rf \rightarrow a $ $ rf \rightarrow b$		none	
$pc \rightarrow s2 \rightarrow alu$			add
+4 → s1 → alu			
$alu \rightarrow dst \rightarrow pc$		none	
dec		none	Mem_a

```
when dec =>
s1 enab <= s1_const;</pre>
s2 enab <= s2 pc;
alu op sel <= alu add;
dest enab <= dest pc;</pre>
const sel <= const 04;
rf op sel <= rfop ab rf;
immed sel <= imm dcare;
exc enab <= exc none;
mem ctrl <= mem none;
next_state <= dec_1_in;</pre>
```



Mem_a

dec		none	Mem_a
$a \rightarrow s1 \rightarrow alu$ $y \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow mar$			none
			add
$rf \rightarrow b$			none
Mem_a		s16	sb_1

```
when Mem a =>
s1 enab <= s1 a;
s2 enab <= s2 y;
alu op sel <= alu add;
dest enab <= dest mar;</pre>
const sel <= const dcare;</pre>
rf op sel <= rfop ab rfx;
immed sel <= imm dcare;
exc enab <= exc none;
mem ctrl <= mem none;
next_state <= dec_2_in;</pre>
```



Add 1

$a \rightarrow s1 \rightarrow alu$ $y \rightarrow s2 \rightarrow alu$ $alu \rightarrow dst \rightarrow c$			none
			add
			none
add_1		none	W_B

```
when add 1 =>
s1 enab <= s1 a;
s2 enab <= s2 y;
alu op sel <= alu add;
dest enab <= dest c;</pre>
const sel <= const dcare;</pre>
rf op sel <= rfop none;
immed sel <= imm s16;
exc enab <= exc none;
mem ctrl <= mem none;
next_state <= W_B;</pre>
```



183

 W_B

		none	
$c \rightarrow rf$			nop
			none
W_B		none	fetch

```
when W B =>
s1 enab <= s1 none;
s2 enab <= s2 none;
alu op sel <= alu none;
dest enab <= dest c;</pre>
const sel <= const dcare;</pre>
rf op sel <= rfop_none;</pre>
immed sel <= imm none;
exc enab <= exc none;
mem ctrl <= mem_none;
next_state <= fetch;</pre>
```

184

```
Instruction
                                            FSM State
                      Decoder 1
    decoder1 : process(instuct)
     begin
      case instruct(0 to 5) is
            when op_rr_alu =>
            case instr_in(26 to 31) is
             when funct_nop =>
               dec1_out <= fetch;</pre>
             when funct_add =>
               dec1_out \le add_1;
```





```
when funct lw | funct lh | funct lb |
        funct sw | funct sh | funct sb =>
          dec1 out <= Mem a;
when others =>
          dec1 out <= fetch; // - it should be illegal state
end case;
when op_lw_i | op_lh_i | op_lb_i | op_sw_i | op_sh_i |
        op sb i => dec1_out <= Mem_a;
when op lhi =>
        dec1_out <= lhi;
   when op add i =>
        dec1 out <= add 1;</pre>
```







```
Instruction
                                             FSM State (dec2_out)
                       Decoder 2
                                             MDR control
    decoder2 : process(instuct)
     begin
    case instruct(0 to 5) is
       when op rr alu =>
             case instr_in(26 to 31) is
           when funct_lw =>
               dec2 out \le lw 1;
               mdr_ctrl_out <= mdr_ctl_none;
              when rr_func_lh =>
               dec2 out <= lh 1;
             .....end case;
```





```
when op_lw_i =>
       dec2_out <= lw_1;
       mdr_ctrl_out <= mdr_ctl_none;
when op lh i =>
       dec2_out <= lh 1;
       mdr ctrl_out <= mdr_ctl_lh;
when others =>
       dec2_out <= sb_1;
       mdr ctrl out <= mdr ctl sb;
end case;
 end process decoder2;
```





```
Instruction
                                             Rd_S2_addr_sel
                      Decoder 3
                                             Rd_addr_set31
    decoder3 : process(instuct)
     begin
    case instr_in(0 to 5) is
       when op_rr_alu =>
        case instr in(26 to 31) is
         when
                     funct_add | funct_sub | tfunct_and | funct_or |
             funct_xor | funct_seq | funct_sne | funct_slt | funct_sle |
             funct_sgt | funct_sge | funct_lw | funct_lh | funct_lb
             |funct_sw | funct_sh | funct_sb =>
             rd_s2_adr_sel <= '1';
             rd adr set31 <= '0'; ......
```



```
when others =>
          rd_s2_adr_sel <= '0';
          rd adr set31 <= '0';
        end case;
when op_jal | op_jalr =>
 rd_s2_adr_sel <= '0';
 rd_adr_set31 <= '1';
when others =>
 rd s2 adr sel <= '0';
 rd_adr_set31 <= '0';
end case;
end process decoder3;
```



```
architecture fsm 1 of fsm is
   signal cur_state: fsm_state;
   signal nxt_state: fsm_state;
State change: process(clk, reset)
begin
 if (clk'event and clk=1)
  if reset = '1' then
        cur_state <= reset_1;
  else
        cur state <= nxt state;
  end if;
 end if;
end process state_change;
```





```
Next_state_logic: process(cur_state, reset, ready, dec_1_in,
dec_2_in, alu_neg, alu_z)
begin
 case cur state is
        when reset 1 = >
           nxt state <= fetch;</pre>
         when fetch =>
           if ready = '1' then
             nxt state <= dec;
           else
           nxt state <= fetch;</pre>
        when dec =>
           nxt_state <= dec_1_in;</pre>
```





```
when Mem_a =>
        nxt_state <= dec_2_in;</pre>
when slt 1 =>
        if alu neg = '1' then
          nxt_state <= Set_1;</pre>
        else
          nxt_state <= Set_0;</pre>
        end if;
end case;
end process Next state logic;
```





```
Output logic: process(cur state)
begin
 case cur state is
        when reset 1 =>
         s1 enab <= s1_const;</pre>
         s2 enab <= s2 none;
         alu_op_sel <= alu_S1_p;
         dest enab <= dest pc;</pre>
         const sel <= const 00;
         rf op sel <= rfop none;
         immed sel <= imm dcare;
         exc enab <= exc none;</pre>
         mem ctrl <= mem fetch;
```





```
when fetch =>
 s1_enab <= s1_none;
 s2 enab <= s2 none;
 alu op sel <= alu dcare;
 dest enab <= dest none;</pre>
 const sel <= const dcare;</pre>
 rf_op_sel <= rfop_none;
 immed sel <= imm dcare;
 exc enab <= exc none;
 mem ctrl <= mem fetch;
```





```
when W B =>
s1_enab <= s1_none;</pre>
s2 enab <= s2 none;
alu op sel <= alu none;
dest enab <= dest c;</pre>
const_sel <= const_dcare;</pre>
rf op sel <= rfop none;
immed sel <= imm none;
exc enab <= exc none;
mem ctrl <= mem none;
end case;
end process output_logic;
```





Thank You



