Nirma University

Institute of Technology

Semester End Examination (IR/RPR), May 2019
B.Tech. in Computer Engineering/Information Technology, Semester – IV
CE402 COMPUTER ORGANIZATION

Roll/ Exam No)	Supervisor's initial with date		
Time: 3 Hours			Max Marks: 100	O
Instructi	ions: 1. Attempt all questions. 2. Figures to the right in 3. Draw neat sketches w 4. Use section-wise sepa 5. Assume suitable data	dicate full marks. herever necessary. rate answer sheet.	nd specify them.	_
- ESC ESC.		CTION - I		[00]
Q.1 A. CO3, BL3	Assume that the following changes are made in the basic computer: 11-bit addresses are used to access any memory location of the main memory; The width of opcode field is 4-bits; The hardwired control unit is replaced by the microprogrammed control unit; The size of control memory is 128X20. There are two registers SBR and CAR available in the control unit; A microprogram can use eight consecutive memory locations in the control memory; The microinstruction is of 20 bits and contains the following fields: [F1 (3 bits)] F2 (3 bits) F3 (3 bits) CD (2 bits) BR (2 bits) AD (7 bits)		[22] [10]	
B. CO3, BL3	reading effective address) for the Assume the necessary values State your assumptions clear. Give the sequence of microconstructions in the basic comparison.	te for the following instead of AC should not be characters: then M[EA] <- AC - (M[Interpolation of FETCH at the above computer constant of the fields of a material of the fields of t	struction of the anged unless it EA])' and INDRCT (for an angular of the following shift change)	[06]

C. CO3, BL3	An indirect instruction at address 053 in the basic computer has an operation code of the AND instruction and an address part equal to 0AB. The memory word at address 0AB contains CF25. The content of the memory word at address F25 is A620. The content of the memory word at address 620 is BC00. The content of the memory word at address C00 is A921. The content of AC is 986B. Go over the instruction cycle and determine the contents of the following registers at the end of the execute phase: AR, IR, PC, DR, AC. Repeat the problem six more times starting with an operation code of another memory reference instruction. Assume that all numbers are in hexadecimal.	[06]
C.	OR	[06]
CO3,	Derive the gate structure associated with the control inputs of the Data Register DR in the basic computer.	[OO]
BL3	Data Register Divin the basic computer.	
Q.2	Answer the following.	[14]
A.	A pipelined system has four stages and each stage takes 20 ns. 20%	[06]
CO4, BL3	of the instructions are branch instructions. Each branch instruction introduces a delay of 3 stall cycles. What is the speed up factor	
DEC	compared to the same non pipelined environment, if there are 10000	
	instructions to be executed?	
B.	Design a pipeline for evaluating the following expression for a stream	[08]
CO4,	of numbers:	
BL6	$A_i + (B_i / C_i - (D_i * E_i)), \text{ for } i = 1, 2, 3,, 10$	
	Draw a block diagram and a space-time diagram. Show the contents of registers for each pipeline segment and clock cycle.	
	of registers for each pipeline segment and clock cycle.	
Q.3	Do as directed.	[14]
A.	A digital computer has three registers: A, B and C. Four flip-flops	[04]
CO1,	provide the control functions for the computer: S is a flip-flop that is	
BL2	enabled by an external signal to start the system's operation; L and	
	R are used for sequencing the microoperations; A fourth flip-flop T	
	is set by the computer when the operation is completed. The function of the system is described by the following register transfer	
	statements:	
	S: $C \leftarrow 0$, $S \leftarrow 0$, $T \leftarrow 0$, $L \leftarrow 1$	
	L: L \leftarrow 0, if (A = 0) then (T \leftarrow 1) else (R \leftarrow 1)	
	R: $C \leftarrow C + B$, $A \leftarrow A - 1$, $R \leftarrow 0$, $L \leftarrow 1$	
В.	Describe the function that the system performs.	[0.41
CO1,	Show the hardware that implements the following conditional control statements:	[04]
BL6	If $(P=1)$ then $(R1 \leftarrow R2)$	
	else if $(Q=1)$ then $(R1 \leftarrow R1-R2)$	

else R1←R1 + R3

C. CO1, BL3 C. CO1, BL3	computer: i) Circular Shift Right ii) Selective Complement What should be the sequence of the program instructions to get the result of the above operations? How many clock cycles are needed to generate the result of each of these operations? OR In the basic computer, the control is currently executing a direct load instruction, available at address 185. The next instruction is available at address 186. Assume that an interrupt would be generated in the next clock cycle. For handling this interrupt, the required I/O routine is available in memory at address 789. All values are in hexadecimal. Give the necessary microoperations associated with interrupt cycle. Also state the values of registers, flip-flops, memory locations and counters involved in the operation. Give	[06]
	the list of program instructions which are needed to call the interrupt and return from the interrupt with the correct memory locations.	
0.4	SECTION - II Do as directed.	[18]
Q.4 A.	Differentiate between RISC and CISC architectures.	[04]
CO1,		
BL2	C' - the second to evaluate the following arithmetic	[04]
B. CO1,	Give the assembly code to evaluate the following arithmetic expression:	[O 1]
BL3	X = A + (B * C / (D + E) - F)	
	i) Using a general register computer with three-address	
	instructions	
C.	ii) Using RISC instructionsDescribe the following with appropriate examples:	[04]
COL		
BL2		
	iii) Software Interrupts	[0.6]
D.	A computer employs RAM chips of 256X8 and ROM chips of 1024X8.	[06]
CO1 BL3	1 - 10	
DLO	configuration is used. The two highest-order bits of the address bus	
	are assigned 00 for RAM, 01 for ROM, and 10 for interface registers.	
	i) How many RAM and ROM chips are needed?	
	ii) Draw a memory-address map for the system.	
	 iii) Give the address range in hexadecimal for RAM, ROM and interface. 	
	or OR	
D.	A four-way set associative cache memory has four words in each set.	[06
	A replacement procedure based on the least recently used (LRU)	

CO1, BL3	algorithm is implemented by means of 2-bit counters associated with each word in the set. A value in the range 0 to 3 is thus recorded for each word. When a hit occurs, the counter associated with the referenced word is set to 0, those counters with values originally lower than the referenced one are incremented by 1, and all others remain unchanged. If a miss occurs, the word with counter value 3 is removed, the new word is put in its place, and its counter is set to
	0. The other counters are incremented by 1. Show that this
	procedure works for the following sequence of word reference: A, B,
	C, D, C, E, D, A, B, C, E, A, C. Start with A, B, C, D as the initial four words, with word A being the least recently used.

Q.5 A. CO2, BL3	Do as directed. The access time of a cache memory is 105 ns and that of main memory 1200 ns. It is estimated that 75% of the memory requests are for read and the remaining 25% for write. The hit ratio for read accesses only is 0.8. A write-through procedure is used. i) What is the average access time of the system considering only memory read cycles? ii) What is the average access time of the system for both memory read and write requests? iii) What is the hit ratio taking into consideration the write	[18] [06]
B. CO2,	cycles? Differentiate between the following: i) Memory-mapped I/O and I/O mapped I/O	[06]
BL2 C. CO2, BL2	ii) Strobe and Handshaking Why are the read and write control lines in a DMA controller bidirectional? Under what condition and for what purpose are they used as inputs? Under what condition and for what purpose are they used as outputs?	[06]
C. CO2, BL1	OR Explain the importance and working of daisy chaining mechanism.	[06]
Q.6 A. CO2, BL3 B. CO2,	counters involved in the process. Show the contents of registers E, A, Q, B and SC during the process	1