
Full Adder

	Full adder.
	A B Cin Sun Cout
	1 0 0 1 0
1	
	ABCM 0 1
	ABOUNT ABOUNT
	AB Con
	ACBOON + ACBOON + ROS ACBOON + ACBOON ADB ADBOOM
	Sun = A D B D an
	Cout = AB can 0 1 Cout = A cin +AB + B cin


Verilog Code

```
module fulladder(A, B, Cin, Sum, Cout);
input wire A, B, Cin;
output wire Sum, Cout;
assign Sum = A ^ B ^ Cin;
assign Cout = (A & B) | (B & Cin) | (A & Cin);
endmodule
```

RTL analysis schematic:



Synthesis schematic:



Look Up Table:

12	11	10	O=10 & !!1 & !!2 + !!0 & !1 & !!2 + !!0 & !!1 & !2 + 10 & !1 & !2
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Cell Properties						
	Cout_	OBU	F_inst_i_1			
12	11	10	O=I0 & I1 + I0 & I2 + I1 & I2			
0	0	0	0			
0	0	1	0			
0	1	0	0			
0	1	1	1			
1	0	0	0			
1	0	1	1			
1	1	0	1			
1	1	1	1			