
### 4: 2 Priority Encoder

D Periority encoder.
Tourse to be a second
Heghest IP comety of P
Touth table for 4:2  Hefret IP Computy 01P  prior D3 D2 D1 D6 A1 A0 01P(V)
0000 x x 0
0001001 001 X X 1 0 1
0 1 × × 1 0 1
1 × × × 1 1 1
V= Do+Dj+D2+D3
$A_1 = D_3 + \overline{D}_3 D_2$
$A_1 = D_3 + D_2$ $D_0$
$A_0 = P_3 + D_3 \overline{D_2} D_1$ $P_3 = P_3 + \overline{P_3} D_2 D_1$ $P_3 = P_3 + \overline{P_3} D_2 D_1$
P3 + P3 X
$A_0$ $D_3 + \overline{D_2}D_1$ output
HO D3 + D2D1
module prof ( cinput E3:0JD, output [1:0]A.
module prof! (input E3:0JD, output [1:0]A.
assign A[i] = DE3]   Dz;
assign Ato) = D3 ( ~D2 &D1):
ceekban v= Do   D,   D2   P3;
Induodule.


### Verilog code:

```
module proj1(input[3:0]D, output[1:0]A, output v); assign A[1] = D[3]|D[2]; assign A[0] = D[3]|(^{\sim}D[2]&D[1]); assign v = D[0]|D[1]|D[2]|D[3]; endmodule
```

#### RTL synthesis schematic:



## Synthesis schematic:



# Look Up Table:

Cell Properties						
A_OBUF[1]_inst_i_1						
11	I0 O=I0 + I1					
0	0	0				
0	1	1				
1	0	1				
1	1	1				

Figure 1: LUT 22

Cell Properties							
v_OBUF_inst_i_1							
13	12	11	10	O=I0 + I1 + I2 + I3			
0	0	0	0	0			
0	0	0	1	1			
0	0	1	0	1			
0	0	1	1	1			
0	1	0	0	1			
0	1	0	1	1			
0	1	1	0	1			
0	1	1	1	1			
1	0	0	0	1			
1	0	0	1	1			
1	0	1	0	1			
1	0	1	1	1			
1	1	0	0	1			
1	1	0	1	1			
1	1	1	0	1			
1	1	1	1	1			

Figure 3: LUT 4

Cell Properties							
A_OBUF[0]_inst_i_1							
12	11	10	O=!10 & I1 + I2				
0	0	0	0				
0	0	1	0				
0	1	0	1				
0	1	1	0				
1	0	0	1				
1	0	1	1				
1	1	0	1				
1	1	1	1				

Figure 2: LUT 3