
8 INPUT FUNCTION


Verilog code:

```
module function_8bit(
  input wire a, b, c, d, e, f, g, h,
  input wire clk,
  output reg y
);
  wire result;
  assign result = (a & b) | (c ^ (d & e)) | (f ^ (g & h));
  always @(posedge clk) begin
    y <= result;
  end
endmodule</pre>
```


RTL schematic analysis:



Synthesis schematic:



Look Up Tables:



1	0	0	1	0	0	0	
1	0	0	1	0	1	1	
1	0	0	1	1	0	1	
1	0	0	1	1	1	0	
1	0	1	0	0	0	1	
1	0	1	0	0	1	1	
1	0	1	0	1	0	1	
1	0	1	0	1	1	1	
1	0	1	1	0	0	1	
1	0	1	1	0	1	1	
1	0	1	1	1	0	1	
1	0	1	1	1	1	1	
1	1	0	0	0	0	1	
1	1	0	0	0	1	1	
1	1	0	0	1	0	1	
1	1	0	1	0	0	1	
1	1	0	1	0	1	1	
1	1	0	1	1	0	1	
1	1	0	1	1	1	1	
1	1	1	0	0	0	0	
1	1	1	0	0	1	1	
1	1	1	0	1	0	0	
1	1	1	0	1	1	1	
1	1	1	1	0	0	0	
1	1	1	1	0	1	1	
1	1	1	1	1	0	1	
1	1	1	1	1	1	0	

Figure 1: LUT6

1. Slice Logic

+	Site Type	ı	Used	İ	Fixed	İ	Prohibited	İ	Available	İ	Util%	İ
i	Slice LUTs*	i	2	i	0		0				<0.01	
1	LUT as Logic	I	2	I	0	I	0	I	53200	I	<0.01	1
1	LUT as Memory	I	0	I	0	I	0	I	17400	I	0.00	1
1	Slice Registers	I	1	I	0	I	0	I	106400	I	<0.01	1
1	Register as Flip Flop	I	1	I	0	I	0	I	106400	I	<0.01	1
1	Register as Latch	I	0	I	0	I	0	1	106400	١	0.00	1
1	F7 Muxes	I	0	I	0	I	0	1	26600	١	0.00	1
1	F8 Muxes	I	0	I	0	I	0	I	13300	I	0.00	I
						ı				ı		1

Cell Properties

y_i_1

12	11	10	O=I0 & I1 + I2
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Figure 2: LUT3