### **2 BIT COUNTER**


0 30 00	
1000	W.
2 bit courter	
	20/61 11
Peresent State 1	leset state of the flog
	Q0 D1 D8
0-0	1 0 +
0 1	0 1 0
10	
1 0	0 0 0
Di =	- 0
	QIQO DIDO
Q1/Q0 Q0 Q0	0001
Q1000 0 D	0 1 1 0
DILL O	101
	1 1 0 0
Q, Q0 + Q, Q0	
P1=Q1+Q0	
T Z X I T X A	
Do	
Q1/Q0 Q0 Q1	
QIO NO	
01100	
411	
Jo= Q	
	The second second
Company of the Compan	

### Verilog code:


```
module counter_2bit (clk, reset, q);
input wire clk;
input wire reset;
output reg [1:0]q;
wire d0, d1;

assign d0 = ~q[0];
assign d1 = q[1] ^ q[0];
always @(posedge clk) begin
if (reset)
    q <= 2'b00;
else
    q <= {d1, d0};
end
endmodule</pre>
```

#### RTL analysis schematic:



# Synthesis analysis schematic:



# Look Up Tables:

Cel	Cell Properties				
	q[0]_i	_1			
11	10	O=!I0 & !I1			
0	0	1			
0	1	0			
1	0	0			
1	1	0			

Figure 1: LUT for q[0]

q[1]_i_1				
2	11	10	O=10 & ! 1 & ! 2 + ! 0 &  1 & ! 2	
)	0	0	0	
)	0	1	1	
0	1	0	1	
0	1	1	0	
1	0	0	0	
1	0	1	0	
1	1	0	0	
1	1	1	0	

Figure 2: LUT for q[1]