

## **BRAM(PARAMETERIZED)**

```
Verilog code:
module BRAM_para #(
  parameter WIDTH = 32,
  parameter DEPTH = 1024,
  parameter ADDR_WIDTH = 10
)(
 input clk,
 input we,
 input [ADDR_WIDTH-1:0] addr,
 input [WIDTH-1:0] din,
 output [WIDTH-1:0] dout
);
 reg [WIDTH-1:0] mem [0:DEPTH-1]
 always @(posedge clk) begin
    if (we) begin
      mem[addr] <= din;
    end
  end
 assign dout = mem[addr];
endmodule
```

## RTL schematic:



## Synthesis schematic:



## 1. Slice Logic

Site Type

	Sice Type						Prominiced					
	Slice LUTs*	ı	548		0		0		53200		1.03	
1	LUT as Logic	I	36	I	0	I	0	I	53200	I	0.07	I
1	LUT as Memory	I	512	I	0	I	0	I	17400	I	2.94	I
I	LUT as Distributed RAM	I	512	I	0	I		I		I		I
-	LUT as Shift Register	I	0	I	0	I		I		I		I
1	Slice Registers	1	0	I	0	1	0	I	106400	I	0.00	I
I	Register as Flip Flop	I	0	I	0	I	0	I	106400	1	0.00	I
-1	Register as Latch	I	0	I	0	I	0	I	106400	I	0.00	1
1	F7 Muxes	I	256	I	0	I	0	I	26600	I	0.96	I
1	F8 Muxes	I	128	I	0	I	0	I	13300	1	0.96	I