
AND GATE WITH D FLIP FLOP

```
Verilog code:


module and_gate_d(input wire clk,
    input wire a,
    input wire b,
    output reg y
);

always @(posedge clk) begin
    y <= a & b;
end
endmodule
```

RTL analysis schematic:



Synthesis schematic:



Look Up Table:

Cel	Pro	perties
	/_i_1	
l1	10	O=I0
0	0	0
0	1	0
1	0	0
1	1	1