

Full Adder

Full adder.

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Sum

AB\Cin	0	1
00	0	1
01	1	0
11	0	1
10	1	0

$$\text{Sum} = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}C_{in} + AB\overline{C}_{in} + \overline{A}C\overline{B}C_{in} + \overline{A}CB\overline{C}_{in} + A\overline{C}B\overline{C}_{in} + AC\overline{B}C_{in} + AB\overline{C}_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}C_{in} + AB\overline{C}_{in} + \overline{A}C\overline{B}C_{in} + \overline{A}CB\overline{C}_{in} + A\overline{C}B\overline{C}_{in} + AC\overline{B}C_{in}$$

$$\text{Sum} = A \oplus B \oplus C_{in}$$

Cout

AB\Cin	0	1
00	0	0
01	0	1
11	1	1
10	0	1

$$\text{Cout} = A\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + AB\overline{C}_{in} + ABC_{in}$$

Verilog Code


```

module fulladder(A, B, Cin, Sum, Cout);
input wire A, B, Cin;
output wire Sum, Cout;


assign Sum = A ^ B ^ Cin;
assign Cout = (A & B) | (B & Cin) | (A & Cin);
endmodule

```

RTL analysis schematic:



Synthesis schematic:



Look Up Table:

Sum_OBUF_inst_i_1			
I2	I1	I0	O=I0 & I1 & I2 + I0 & I1 & I2 + I0 & I1 & I2
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Figure 1:LUT Sum

Cout_OBUF_inst_i_1			
I2	I1	I0	O=I0 & I1 + I0 & I2 + I1 & I2
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Figure 2: LUT Carry