Alternative Assessment Tool (AAT) Report on

“Design and Verification of Combinational and Sequential Digital Modules using Verilog HDL”

Submitted in partial fulfilment of the requirements of the Alternative Assessment Tool (AAT) for the course

ADVANCED DIGITAL AND LOGIC DESIGN (ADLD)

[Course Code: 23ECSPE1AD]

Submitted by

Shreya Kabadagi **1BM24EC197**

Submitted to

Prof. Ajaykumar Devarapalli

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

BMS College of Engineering


Bull Temple Road, Basavanagudi, Bengaluru-560019

Academic Year

2026 – 2027

1) Comparator

SIMULATION OUTPUT:



2)Johnson counter

SIMULATION OUTPUT:

