
DESIGNING MAC WITH VERILOG.

MACHINE LEARNING ARCHITECTURE

Name:Shreya Keshari

Roll no.: 234102207

Submitted To:Dr Gourav Trivedi

Professor, Electrical and Electronics Engineering Department

Indian Institute Of Technology,Guwahati

05,February 2024

Contents

| | | |
|-----------|--|----------|
| 1 | OBJECTIVE | 1 |
| 2 | Theory: | 1 |
| 2.1 | IEEE 754 floating point number representation: | 1 |
| 3 | MAC Unit: | 2 |
| 4 | Design approach: | 2 |
| 5 | Verilog Code: | 3 |
| 5.1 | Testbench: | 4 |
| 6 | RTL Schematic: | 5 |
| 7 | Simulation: | 6 |
| 8 | Timing summary and Utilization: | 7 |
| 9 | Observation: | 8 |
| 10 | Results | 8 |

List of Figures

| | | |
|---|--|---|
| 1 | IEEE 754 single precision format | 1 |
| 2 | IEEE 754 double precision format | 2 |
| 3 | MAC Unit block diagram | 2 |
| 4 | Schematic | 5 |
| 5 | behavioral simulation | 6 |
| 6 | functional simulation | 6 |
| 7 | post synthesis timing simulation | 6 |
| 8 | timing summary | 7 |
| 9 | Utilization | 7 |


1 OBJECTIVE

Design and implement an IEEE754 floating-point MAC module using verilog.

2 Theory:

2.1 IEEE 754 floating point number representation:


In this experiment, the objective is to design an IEEE754 floating point multiplier. Floating point number mean the decimal point can be shifted to right or left of the fixed number, hence the name floating point. The floating point representation gives greater precision . The floating point numbers can be expressed using the IEEE-754 standard which defines a set of floating point data formats, single precision consisting of 32 bits and double precision consisting of 64 bits. The Single Precision Floating Point Multiplier consists of 32 bits in which the sign bit is represented by 1 bit, the exponent bit is represented by 8 bits, and the mantissa bit is of 23 bits. The Double Precision Floating Point Multiplier consists of 8 bytes in which the sign bit is represented by MSB bit, the exponent bit is represented by 11bits, and the mantissa hits are of 52 bits. Commonly used format is the single precision format of IEEE 754:



Single Precision IEEE 754 Floating-Point Standard

Figure 1: IEEE 754 single precision format

Commonly used format is the double precision format of IEEE 754:



**Double Precision
IEEE 754 Floating-Point Standard**

Figure 2: IEEE 754 double precision format

3 MAC Unit:

In computing, especially digital signal processing, the multiply–accumulate (MAC) or multiply-add (MAD) operation is a common step that computes the product of two numbers and adds that product to an accumulator. The hardware unit that performs the operation is known as a multiplier–accumulator (MAC unit); the operation itself is also often called a MAC or a MAD operation. The MAC operation modifies an accumulator a . The block diagram of MAC Unit is given as:




Figure 3: MAC Unit block diagram

4 Design approach:

The design is IEEE 754 MAC unit. The numbers has Sign is always 1 bit. Exponent is 8 bit part and matissaa is 23bit.

5 Verilog Code:

```

module MACfinal(clk, A, B, out); input clk; input[31 : 0] A, B; output[31 : 0] out;
wire [31:0] res1, res2;
floatpointmulm1(clk, A, B, res1); accumrega1(out, res2); floatpointaddf1(clk, res1, res2, out);
endmodule

module floatpointmul(clk, A, B, out); input clk; input[31 : 0] A, B; output reg[31 : 0] out; reg s1, s2, sout; reg[7 : 0] e1, e2, eout; reg[22 : 0] m1, m2, mout; reg zeroout; reg[47 : 0] mul; reg x;
always@(posedge clk) begin s1, e1, m1 = A[31], A[30:23], A[22:0];
s2, e2, m2 = B[31], B[30:23], B[22:0]; zeroout = (e1, m1 == 0) | (e2, m2 == 0); sout = s1s2; mul = 1'b1, m1 * 1'b1, m2; mout = (mul[47] == 1) ? mul[46 : 24] : mul[45 : 23]; x = (mul[47] == 1) ? 1'b1 : 1'b0; eout = e1 + e2 + x - 127;
out = (zeroout == 1) ? 0 : sout, eout, mout; endendmodule

module floatpointadd(clk, A, B, out); input clk; input[31 : 0] A, B; output reg[31 : 0] out = 0; reg s1, s2, sfinal; reg[7 : 0] e1, e2, efinal; reg[22 : 0] m1, m2; reg[7 : 0] expdiff = 0; reg[24 : 0] mfinal = 0;
reg count = 0; reg [4:0] index = 23; reg [4:0] i = 23;
always@(posedge clk) begin s1 = A[31]; s2 = B[31]; e1 = A[30:23]; e2 = B[30:23];
m1 = A[22:0]; m2 = B[22:0];
if(e1 == e2) begin efinal = e1; if(s1 == s2) begin mfinal = 1'b1, m1 + 1'b1, m2; sfinal = s1; out[30 : 23] = (mfinal[24] == 1'b1) ? efinal + 1 : efinal; out[22 : 0] = (mfinal[24] == 1'b1) ? mfinal[23 : 1] : mfinal[22 : 0]; end else begin mfinal = (m1 > m2) ? 1'b1, m1 - 1'b1, m2 : 1'b1, m2 - 1'b1, m1; sfinal = (m1 > m2) ? s1 : s2; count = 0; index = 23; for(i = 23; i > 0; i = i - 1) begin if(mfinal[i] == 1) count == 0) begin index = i; count = count + 1; end end mfinal[23 : 0] = mfinal[23 : 0] << (23 - index); out[22 : 0] = mfinal[22 : 0]; out[30 : 23] = efinal - (23 - index); end else begin expdiff = (e1 > e2) ? (e1 - e2) : (e2 - e1); efinal = (e1 > e2) ? e1 : e2; if(s1 == s2) begin if(A[30 : 0] > B[30 : 0]) begin m2 = 1'b1, m2[22 : 0] >> expdiff; mfinal = 1'b1, m1 + 1'b0, m2; end else begin m1 = 1'b1, m1[22 : 0] >> expdiff; mfinal = 1'b0, m1 + 1'b1, m2; end sfinal = s1; out[30 : 23] = (mfinal[24] == 1'b1) ? efinal + 1 : efinal; out[22 : 0] = (mfinal[24] == 1'b1) ? mfinal[23 : 1] : mfinal[22 : 0]; end else begin if(A[30 : 0] > B[30 : 0])

```

```

0])beginm2 = 1'b1,m2[22:0] >> expdiff;m_final = 1'b1,m1 - 1'b0,m2;s_final =
s1;endelsebeginm1 = 1'b1,m1[22:0] >> expdiff;m_final = 1'b1,m2 -
1'b0,m1;s_final = s2;endcount = 0;index = 23;for(i = 23;i > 0;i =
i - 1)beginif(m_final[i] == 1count == 0)beginindex = i;count = count +
1;endendm_final[23:0] = m_final[23:0] << (23 - index);out[22:0] = m_final[22:
0];out[30:23] = e_final - (23 - index);endend

```

```

out[31]=s_final;endendmodule

```

```

module accum_reg(A,out);input[31 : 0]A;outputreg[31 : 0]out =
0;always@(A)beginout = A;endendmodule

```

5.1 Testbench:

```

module MAC_final_tb();regclk;reg[31:0]A,B;wire[31:0]out;

```

```

MAC_finalmac1(clk,A,B,out);

```

```

initial clk=1; always 5 clk= clk;

```

```

initial      begin      A=32'b0_10000000_010000000000000000000000; B
=
32'b0_1111111_10000000000000000000000000000000; //10A = 32'b0_1111111_10000000000000000000000000000000; B =
32'b1_1111111_10000000000000000000000000000000; 10A = 32'b1_0000001_01100000000000000000000000000000; B =
32'b0_10000001_01000000000000000000000000000000; 10A = 0; B = 0; 20finish; end

```

```

endmodule

```

6 RTL Schematic:




Figure 4: Schematic

7 Simulation:



Figure 5: behavioral simulation




Figure 6: functional simulation




Figure 7: post synthesis timing simulation

8 Timing summary and Utilization:




Figure 8: timing summary




Figure 9: Utilization

9 Observation:

After synthesis of the corresponding designs, The LUTs and Flops have been found from the utilization report. The delay has been found from the timing report and the power has been found from the power report. The proper constraints have been added and the synthesis results are shown below.

| | LUTs | Flipflops | Power (W) | WNS (ns) |
|--------------------|------|-----------|-----------|----------|
| IEEE 754 32bit MAC | 628 | 64 | 0.089 | 0.193 |

10 Results

1. MAC unit is designed as per mentioned and design is verified and the design is showing functionality as expected.
2. Different design parameters such as LUTs, Power and WNS is been calculated from synthesis.