VLSI DESIGN

Assignment 4

NAME: Shreyansh Neekhre

ROLL NO: 213079029

Specialization: Integrated Circuit and

Systems

- Q-1 Logarithmic adders use a tree structure to reduce the time taken for addition to a logarithmic function of the number of bits being added. Brent Kung adder is a simple example of this approach. Describe a 32 bit Brent Kung adder in VHDL and simulate it using a test bench.
- a) The adder needs logic functions AND, XOR, A + B.C to compute different orders of G, P and final sum and carry outputs. Write VHDL code in data flow style (using logic equations in assignments) to implement these functions. Each logic block should insert a delay of 100 ps in the assignments.

----->>>>> here I have made and gate using dataflow style with 100 ps delay.

----->>> here I have made and – or logic used to generate higher order G with 100 ps delay.

----->>>> here I have made xor gate used to generate 1 order P only with 100 ps delay.

b) Using the above entities as components, write structural descriptions of each level of the tree for generating various orders of G and P values. The right most blocks of all levels should use the available value of CO to compute the output carry directly and term these as the G values for for computation of P and G for the next level.

----->>> here I have made a package in which all the small gates are used as components and later then instantiated in main code.

```
library ieee
 1 2 3
      library ieee ;
use ieee.std_logic_1164.all ;
     □package my_pkg is
 678
     □component element_xor is
     ⊟port (
          a, b: in std_logic;
c : out std_logic
10
11
      end component;
12
13
14
     icomponent element_and is
15
          a, b: in std_logic;
c : out std_logic
16
17
18
19
20
21
22
23
24
25
26
27
28
29
       end component;
     icomponent element_orand is
     port (
    a, b, c: in std_logic;
    d : out std_logic
      end component ;
     icomponent assign4 is
      | generic ( n : integer := 8);
```

```
a, b: in std_logic;
10
          c : out std_logic
11
12
13
14
15
      end component;
     icomponent element_and is
     port (
    a, b: in std_logic;
    c : out std_logic
16
17
      end component;
20
21
     icomponent element_orand is
     port (
    a, b, c: in std_logic;
    d : out std_logic
22
23
24
25
26
27
      end component;
28
     icomponent assign4 is
     | generic ( n : integer := 8);
     ⊟port (
31
          a, b: in std_logic_vector((n-1) downto 0);
          cin : in std_logic ;
s : out std_logic_vector((n-1) downto 0) ;
32
33
34
35
36
37
          cout : out std_logic
      end component;
      end my_pkg;
38
          -----<del>)</del>>>>>>
```

Here is the main design units which is used to generate all the higher and 1 order G and P, all the intermediates carries are generated and all the sums are also generated.

```
library ieee ;
use ieee.std_logic_1164.all ;
use work.my_pkg.all ;
             ⊟entity assign4 is
                | generic ( n : integer := 32);
                           a, b: in std_logic_vector((n-1) downto 0);
cin : in std_logic ;
s : out std_logic_vector((n-1) downto 0) ;
      8
   10
                           cout : out std_logic
   11
12
13
14
15
16
                end assign4;
             □ architecture dflow of assign4 is

--alias std_logic_vector as slv;
signal cx: std_logic_vector(32 downto 1);
signal g1, p1: std_logic_vector(31 downto 0);
signal g2, p2: std_logic_vector(15 downto 0);
signal g3, p3: std_logic_vector(7 downto 0);
signal g4, p4: std_logic_vector(3 downto 0);
signal g5, p5: std_logic_vector(1 downto 0);
signal g6, p6: std_logic_vector(0 downto 0);
--signal g7, p7: std_logic_vector((n/64-1) downto 0);
signal g1c, g2c, g3c, g4c, g5c, g6c, g7c: std_logic;
□ begin
   17
   19
20
21
22
23
24
25
26
27
28
29
              ⊟begin
             ☐ generate1: for i in 0 to 31 generate
☐ generate11:if(i=0) generate
☐ G : element_and port map (a => a(0), b => b(0), c => g1c);
   30
<
```

```
□ generate1: for i in 0 to 31 generate
□ generate1:if(i=0) generate
□ G: element_and port map (a => a(0), b => b(0), c => g1c);
□ C: element_orand port map (a => g1c, b => p1(0), c => cin, d => cx(1));
□ c1(0) <= cx(1);</pre>
  29
  30
  31
                    g1(0) <= cx(1);
               end generate;
generate111: if(i>0) generate
                    g: element_and port map(a => a(i), b=> b(i), c=> g1(i));
p: element_xor port map(a => a(i), b=> b(i), c=> p1(i));
  36
  37
  38
               end generate;
  39
40
          end generate;
       ☐generate2: for i in 0 to 15 generate
☐ generate22:if(i=0) generate
☐ G: element_orand port map (a => g1(1), b => p1(1), c => g1(0), d => g2c);
☐ C: element_orand port map (a => g2c, b => p2(0), c => cin, d => cx(2));
  41
42
43
  44
  45
                    g2(0) <= cx(2)
  46
                    p: element_and port map(a => p1(i*2+1), b=> p1(i*2), c=> p2(i));
               end generate;
generate222: if(i>0) generate
                    g: element_orand port map(a => g1(i*2 + 1), b=> p1(i*2 + 1), c=> p: element_and port map(a => p1(i*2+1), b=> p1(i*2), c=> p2(i));
  49
                                                                                                                              c=> g1(i*2), d =
               end generate;
  53
         end generate;
  54
55
       □generate3: for i in 0 to 7 generate
□ generate33:if(i=0) generate
  56
  57
                    G : element_orand port map (a => g2(1), b => p2(1), c => g2(0), d => g3c);
<
```

```
G: element_orand port map (a => g2(1), b => p2(1), c => g2(0), d => g3c); C: element_orand port map (a => g3c, b => p3(0), c => cin, d => cx(4));
  58
  59
                    g3(0) <= cx(4)
                    p: element_and port map(a => p2(i*2+1), b=> p2(i*2), c=> p3(i));
  60
              end generate;
generate333: if(i>0) generate
   g: element_orand port map(a => g2(i*2 + 1), b=> p2(i*2 + 1), c=> g2(i*2), d =
   p: element_and port map(a => p2(i*2+1), b=> p2(i*2), c=> p3(i));
  61
 62
       F
 63
  64
  65
  66
  67
         end generate;
  68
 69
70
       □generate4: for i in 0 to 3 generate
□ generate44:if(i=0) generate
  71
72
                    G: element_orand port map (a => g3(1), b => p3(1), c => g3(0), d => g4c);
C: element_orand port map (a => g4c, b => p4(0), c => cin, d => cx(8));
  73
74
75
76
77
                    g4(0) <= cx(8)
                    p: element_and port map(a => p3(i*2+1), b=> p3(i*2), c=> p4(i));
               end generate;
               generate444: if(i>0) generate
                    g: element_orand port map(a => g3(i*2 + 1), b=> p3(i*2 + 1), c=> g3(i*2), d = p: element_and port map(a => p3(i*2+1), b=> p3(i*2), c=> p4(i));
  78
79
               end generate;
  80
         end generate;
 81
82
83
               generate55: for i in 0 to 1 generate
       F
                   generate5: for 1 in 0 to 1 generate
generate5:if(i=0) generate
G: element_orand port map (a => g4(1), b => p4(1), c => g4(0), d => g5c);
C: element_orand port map (a => g5c, b => p5(0), c => cin, d => cx(16));
  84
       85
 86
<
```

```
G: element_orand port map (a => g4(1), b => p4(1), c => g4(0), d => g5(1), C: element_orand port map (a => g5(1), b => p5(0), c => cin, d => cx(16));
 85
 86
                      g5(0) <= cx(16);
p: element_and port map(a => p4(i*2+1), b=> p4(i*2), c=> p5(i));
 87
 88
 89
                  end generate;
generate555: if(i>0) generate
 90
       Ė
                      g: element_orand port map(a => g4(i*2 + 1), b=> p4(i*2 + 1), c=> g4(i*2), p: element_and port map(a => p4(i*2+1), b=> p4(i*2), c=> p5(i));
 91
 92
 93
 94
 95
         end generate;
 96
97
             generate66: for i in 0 to 0 generate
    generate666:if(i=0) generate
    G : element_orand port map (a => g5(1), b => p5(1), c => g5(0), d => g6(1), b => p6(0), c => cin, d => cx(32);
       Ė
 98
 99
100
101
                           g6(0) \ll cx(32);
102
                           p: element_and port map(a => p5(i*2+1), b=> p5(i*2), c=> p6(i));
                      end generate;
generate6666: if(i>0) generate
103
104
105
                           g: element_orand port map(a => g5(i*2 + 1), b=> p5(i*2 + 1), c=> p: element_and port map(a => p5(i*2+1), b=> p5(i*2), c=> p6(i));
                                                                                                                         c=> g5(i*/
106
107
108
109
         end generate;
110
111
112
         cout \ll cx(n);
113
         --cx1: element_orand port map (g1(0), p1(0), cin, cx(1));
114
```

Here I have used all the small gates that I have defined as a component in the my_pkg and used here to generate all the carries.

```
: element_orand port map
: element orand port
                                                                                                                (g1(2), p1(2), cx(2), cx(3));
(g1(4), p1(4), cx(4), cx(5));
(g1(6), p1(6), cx(6), cx(7));
(g1(8), p1(8), cx(8), cx(9));
(g1(10), p1(10), cx(9), cx(11))
(g1(12), p1(12), cx(12), cx(13));
(g1(14), p1(14), cx(14), cx(15))
120
                  cx3
121
                  cx5
122
                  cx7
                                  : element_orand port map
123
                  cx9
                                  : element_orand port map
                  cx11 : element_orand port map
cx13 : element_orand port map
cx15 : element_orand port map
cx17 : element_orand port map
124
125
                                                                                                                (g1(12), p1(12), cx(12), cx(13))

(g1(14), p1(14), cx(14), cx(15))

(g1(16), p1(16), cx(16), cx(17))

(g1(18), p1(18), cx(18), cx(19))

(g1(20), p1(20), cx(20), cx(21))

(g1(22), p1(22), cx(22), cx(23))

(g1(24), p1(24), cx(24), cx(25))

(g1(26), p1(26), cx(26), cx(27))

(g1(28), p1(28), cx(28), cx(29))

(g1(30), p1(30), cx(30), cx(31))
126
127
128
                  cx19 : element_orand port map
                 cx21 : element_orand port map
cx23 : element_orand port map
129
130
                 cx25 : element_orand port map
cx27 : element_orand port map
cx29 : element_orand port map
cx31 : element_orand port map
131
132
133
134
135
                                                                                                                (g2(2), p2(2), cx(4), cx(6));
(g2(4), p2(4), cx(8), cx(10));
(g2(6), p2(6), cx(12), cx(14));
(g2(8), p2(8), cx(16), cx(18));
(g2(10), p2(10), cx(20), cx(22));
(g2(12), p2(12), cx(24), cx(26));
(g2(14), p2(14), cx(28), cx(30))
136
                  cx6
                                  : element_orand port map
                  cx10 : element_orand port map
cx14 : element_orand port map
137
138
139
                   cx18
                                  : element_orand port map
                  cx22 : element_orand port map
cx26 : element_orand port map
cx30 : element_orand port map
140
141
142
143
144
145
                 cx12 : element_orand port map (g3(2), p3(2), cx(8), cx(12)) cx20 : element_orand port map (g3(4), p3(4), cx(16), cx(20)) cx24 : element_orand port map (g3(5), p3(5), cx(20), cx(24)) cx28 : element_orand port map (g3(6), p3(6), cx(24), cx(28))
146
147
148
149
<
```

here I have used generate statements again to generate all sum bits

```
131
            cx25 : element_orand port map
cx27 : element_orand port map
cx29 : element_orand port map
                                                                  (g1(24), p1(24), cx(24), cx(25))
(g1(26), p1(26), cx(26), cx(27))
(g1(28), p1(28), cx(28), cx(29))
  132
  133
  134
            cx31 : element_orand port map
  135
                                                                  (g2(2), p2(2), cx(4), cx(6));
(g2(4), p2(4), cx(8), cx(10));
(g2(6), p2(6), cx(12), cx(14));
(g2(8), p2(8), cx(16), cx(18));
(g2(10), p2(10), cx(20), cx(22));
(g2(12), p2(12), cx(24), cx(26));
  136
            cx6 :
cx10 :
                        element_orand port map
  137
                        element_orand port map
  138
            cx14:
                        element_orand port map
            cx18 : element_orand port map
cx22 : element_orand port map
cx26 : element_orand port map
  139
  140
141
  158
159
  160
            end dflow;
  <
```

c) Using the outputs of the tree above, write structural VHDL code for generating the bit wise sum and carry values. Test the final adder with a test bench which reads pairs of 32 bit words and a single bit input carry from a file, adds them and compares the result with the expected 32 bit sum and 1 bit carry values stored in the same file. It should use assert statements to flag errors if there is a mismatch between the computed sum/carry and the stored sum/carry. Test the design with 64 randomly chosen pairs of numbers and input carry to be added.

```
library ieee ;
use ieee.std_logic_1164.all ;
       use work.my_pkg.all ;
       use ieee numeric_
       use std.textio.all;
6
7
8
9
10
     ⊟entity tb is
       end entity;
11
12
     □architecture behave of tb is
       signal a , b : std_logic_vector(31 downto 0);
signal cin : std_logic;
signal s : std_logic_vector(31 downto 0);
signal cout : std_logic;
constant n : integer := 20000;
file vectors : taxt coop BEAD HODE is "uncooped."
13
14
15
16
        file vectors : text open READ_MODE is "vectors.txt";
19
20
21
22
23
24
25
26
27
28
        constant wait_time : time := 2000 ps ;
       adder: assign4 generic map(32) port map(a \Rightarrow a, b \Rightarrow b, cin \Rightarrow cin, s \Rightarrow s, cout \Rightarrow c
      process
        variable vec_a, vec_b, vec_sum : integer;
       variable vec_cin, vec_cout : integer;
variable buff : line ;
       variable s_cout: integer ;
       begin
     ⊟while not ENDFILE(vectors) loop
```

```
⊟while not ENDFILE(vectors) loop 
|Readline(vectors, buff);
⊟if(buff(1) = '#') then
                                                                                                                                                                                       ^
31
32
        next;
end if;
33
34
35
36
37
38
         read (buff, vec_a);
read (buff, vec_b);
read (buff, vec_cin);
read (buff, vec_sum);
read (buff, vec_cout);
39
40
41 42
         a <= std_logic_vector(to_unsigned(vec_a ,32));
b <= std_logic_vector(to_unsigned(vec_b ,32));</pre>
43
       if(vec_cin = 1) then

cin <= '1';

else
45
46
47
         cin <= '0';
end if;
48
49
50
51
52
         wait for wait_time ;
          --wait for wait_time ;
53
54
55
56
57
58
59
       \existsif(cout = '1') then
      | s_cout := 1;

⊟else
        s_cout := 0 ;
end if ;
<
```

here I have used assert statements to check whether the calculated results are correct or not

```
cin <= '1';
47
     ⊟else
      cin <= '0';
48
      end if ;
wait for wait_time ;
49
50
51
52
       --wait for wait_time ;
53
54
55
56
57
58
59
60
    if(cout = '1') then
    | s_cout := 1;

⊟else
       s_cout := 0 ;
      assert((vec_sum = to_integer(unsigned(s))) and (s_cout = vec_cout))
report "Incorrect Result "
61
62
63
64
65
66
67
70
71
72
73
74
75
      severity error ;
      assert((vec_sum /= to_integer(unsigned(s))) and (s_cout = vec_cout))--and (std_logic
report "Correct Result "
severity NOTE;
      end loop;
      wait;
       end process;
       end architecture ;
```

here is the text file I have used to compare the results with the calculated results.

```
1  #a b cin s cout
2  4 6 1 11 0
3  45 65 1 111 0
4  455 655 1 111 0
5  111 232 1 344 0
6  32433 43233 1 75667 0
7  6474 86585 0 93059 0
8  48574 8765875 1 8814450 0
9  387586 475764 0 863350 0
10  90898 08965 1 99864 0
11  4 6 1 11 0
12  45 65 1 111 0
13  455 655 1 1111 0
14  111 232 1 344 0
15 32433 43233 1 75667 0
16  6474 86585 0 93059 0
17  48574 8765875 1 8814450 0
18  387586 475764 0 863350 0
19  90898 08965 1 99864 0
21  45 65 1 111 0
21  45 65 1 111 0
22  455 655 1 111 0
21  45 65 1 111 0
22  45 655 1 111 0
23  111 232 1 344 0
24  32433 43233 1 75667 0
25  6474 86585 0 93059 0
26  48574 8765875 1 8814450 0
27  387586 475764 0 863350 0
28  90898 08965 1 99864 0
29  4 6 1 11 0
20  4 6 1 11 0
21  45 65 1 111 0
22  455 655 1 8814450 0
23  311 232 1 344 0
24  32433 43233 1 75667 0
25  6474 86585 0 93059 0
26  48574 8765875 1 8814450 0
27  387586 475764 0 863350 0
28  90898 08965 1 99864 0
29  4 6 1 11 0
```

Here is the simulation wave diagram and the following simulation result to check the results with results of the file.



