
# Computer System Design Gajendra-1

By Shreyanshu and Rohan

## Introduction



Our designed CPU swiftly performs diverse operations like swapping, addition, subtraction based on user inputs, promptly displaying accurate results for seamless user interaction and computational efficiency.

Utilizing components such as Registers, ALU, ROM, EEPROM, and Counters, our CPU automates operations. Controlled by a dedicated controller, precise coordination of control signals ensures efficient execution, underscoring the integration of key elements for optimized functionality.

## COMPONENTS IN OUR CPU

#### Program Counter (counter\_PC) :


We have made this with flip-flops, an adder and tri-state buffers to control the flow of data. The input pins are LOAD, INPUT, CLK, RESET, INC, OUT and the output pins are OUTPUT, DISP.


When LOAD is 1, it loads the INPUT value into the counter. When RESET is 1, it is set to oooo by default. When INC is 1, counter increments its value by 1. When OUT is 1, it sends the OUTPUT to the common bus.

#### Memory Address Register (reg\_MAR) :

We have made this with flip-flops and tristate buffers to control the flow of data. The input pins are INPUT, CLK and the output pins are OUTPUT, DISP.

It takes input from the common bus and stores the 4 least significant bits of the input (LSB). It is directly connected to the memory, i.e. ROM.





#### Register A (Accumulator) (GEN\_REG A) :


Register made from flip-flops and tri-state buffers. Input pins are CLK, REG\_IN, REG\_OUT and output pins are I/O and DISP.

When REG\_IN is 1 and REG\_OUT is 0, I/O stores input from common bus. When REG\_IN is 0 and REG\_OUT is 1, I/O pushes stored value to common bus. Both can't be 1 at the same time as it would give contention error. The value given by ALU is stored in the accumulator.

#### Register B (GEN\_REG B):

Register made from flip-flops and tri-state buffers. Input pins are CLK, REG\_IN, REG\_OUT and output pins are I/O and DISP.


When REG\_IN is 1 and REG\_OUT is 0, I/O stores input from common bus. When REG\_IN is 0 and REG\_OUT is 1, I/O pushes stored value to common bus. Both can't be 1 at the same time as it would give contention error. The value temporarily stored to be inputted in ALU is stored in B.



GEN\_REG

#### Arithmetic Logic Unit (ALU) :

We have made our ALU with an 8-bit Adder, which can be used a subtractor too, along with some other gates and a multiplexer to decide which operation to perform. We have an in-built check module (status register) which measures zero/non-zero and carry/no carry. Input pins are REG\_IN A, REG\_IN B, ALU\_OP, SUB and output pins are ALU\_OUT, C, NC, Z, NZ.




ALU\_OP is a 2-bit input which acts as select line for multiplexer and chooses which operation to do.

#### Register C(GEN\_REG C):

Register made from flip-flops and tri-state buffers. Input pins are CLK, REG\_IN, REG\_OUT and output pins are I/O and DISP.


When REG\_IN is 1 and REG\_OUT is 0, I/O stores input from common bus. When REG\_IN is 0 and REG\_OUT is 1, I/O pushes stored value to common bus. Both can't be 1 at the same time as it would give contention error. The value stored in it is the final output and is displayed through the SCROLL DISPLAY.



### Scroll Display (SCROLL\_DISP) :

It's made up from flip-flops and acts like a shift register. It pushes the outputs down as new inputs are provided. In the main circuit, we have connected it to 8 seven-segment displays to clearly show the shifting.


Input pins are DATA\_IN, ENABLE, CLK and output pins are Bo\_L, B1\_L, B2\_L, B3\_L, Bo\_M, B1\_M, B2\_M, B3\_M.



## Instruction Register (reg\_IR) :

It's made up from flip-flops and acts like a register. Input pins are CLK, REG\_OUT, REG\_IN and output pins are I/O, CTRL.


When REG\_IN is 1 it takes input from the common bus (8-bit op-code) and stores it. When REG\_OUT is 1 it pushes the output into the common bus. The CTRL pin gives the 4 most significant bits (MSB) of the op-code(instruction op-code) to the controller as soon as REG\_IN is 1.



#### <u>Controller</u> (cpu\_timing\_controller):

This the micro-instruction generator of the CPU. We have used Ring counter, Encoder and an EEPROM for this. Input pins are RESET, CLK, INS and output pins are ALU\_O, REG\_C\_O......PC\_IN, HLT. These output pins generate a particular micro-instruction, i.e. a T-state. Combination of these T-states make up a full instruction. E.g. LDA, etc.


INS give the MSB (instruction op-code) and helps in selecting the appropriate row in EEPROM and then the T-states of that run accordingly to execute that particular instruction.



#### Instruction Decoder (Ins\_Decoder) :

This basically tells the ALU when to do subtraction and when to do addition. We have used a decoder for this. Input pin is INS\_CTRL and output pin is SUB.

It takes the 4-bit MSB in and when it equals o100, the decoder sets the SUB pin to 1 and gives this to the ALU's SUB pin.



## INSTRUCTION SET

## NOP – No Operation

• Description :

Performs no operation, all values retained in registers. Program counter increments by 1.

Operation :

No operation

•	SYNTAX	OPERANDS	PROGRAM COUNTER
	NOP	0<=X<=15	PC <- PC + 1

## LDA – Load Accumulator

• Description :

Loads the value stored in the address LSB of the op-code into the accumulator.

Operation :

A <- d

•	SYNTAX	OPERANDS	PROGRAM COUNTER
	LDA	o<=d<=15	PC <- PC + 1

0001	dddd
------	------

## ADD – Add without Carry

• Description :

Adds the value in the LSB address to the accumulator without the C flag and stores it in the accumulator.

Operation :

A < -A + d

Adds 2 registers without the C flag and stores it in the accumulator.

•	SYNTAX	OPERANDS	PROGRAM COUNTER
	ADD	o<=d<=15	PC <- PC + 1

## SUB – Subtract without carry

• Description :

Subtracts the value in the LSB address from the accumulator without the C flag and stores it in the accumulator.

Operation :

 $A \leftarrow A - d$ 

•	SYNTAX	OPERANDS	PROGRAM COUNTER
	SUB	o<=d<=15	PC <- PC + 1

o100 dddd
-----------

## LDI – Load Immediate

• Description :

Loads the immediate value in the LSB of OP-code into the accumulator.

No need to access data address.

Operation :

A <- d

•	SYNTAX	OPERANDS	PROGRAM COUNTER
	LDI	o<=d<=15	PC <- PC + 1

0101 do	ddd
---------	-----

## JMP – Jump to address

• Description :

Loads Program counter with the address given in LSB such that ROM points to this address.

Operation :

PC <- d

•	SYNTAX	OPERANDS	PROGRAM COUNTER
	JMP	o<=d<=15	PC <- PC + 1

o110 dddd
-----------

## SWAPAC – Swaps A with C

• Description :

Swaps the value of the accumulator and register C using B as temporary storer.

Operation :

•	SYNTAX	OPERANDS	PROGRAM COUNTER
	SWAPAC	o<=X<=15	PC <- PC + 1

0111	XXXX
------	------

## MOVAC – Moves A to C

• Description :

Moves the value stored in accumulator to register C.

Operation :

C <- A

SYNTAX	OPERANDS	PROGRAM COUNTER
MOVAC	o<=X<=15	PC <- PC + 1

• 8-bit OP-code :

1001 XXXX

Similarly we can write for MOVAB, etc.

## Instruction Set

Assembly	Machine Code	Assembly	Machine Code
NOP	0000 0X0	MOVAC	1001 0X9
LDA	0001 0X1	MOVBA	1010 OXA
ADD	0011 0X3	MOVCB	1011 0XB
SUB	0100 0X4	MOVAB	1100 0XC
LDI	0101 0X5	MOVCA	1101 oxD
JMP	0110 0x6	MOVBC	1110 oxE
SWAPAC	0111 0X7		

## Example Assembly Programs

Adding values from addresses ox3 and ox4 to A:

Control ROM data: 0x33, 0x34, 0x11, 0x22

Commands: ADD ox3 ADD ox4

Adding value in ox6, subtracting value in ox7, adding value in ox8, subtracting value in ox9

Control ROM data: ox36, ox47, ox38, ox49

Commands: ADD ox6 SUB ox7 ADD ox8 SUB ox9

• Adding numbers from address ox8 to oxD and displaying the result:

Control ROM: ox38, ox39, ox3A, ox3B, ox3C, ox3D

Commands: ADD ox8 ADD ox9 ADD oxA ADD oxB ADD oxC ADD oxD

## Microinstructions and Controller Logic Design

```
NOP: 1 << PC_out | 1 << MAR_in
1 << PC_inc | 1 << MEM_out | 1 << IR_in
0
0
0
```

```
ADD: 1 << PC_out | 1 << MAR_in
1 << PC_inc | 1 << MEM_out | 1 << IR_in
1 << IR_out | 1 << MAR_in
1 << MEM_out | 1 << REGB_in
1 << ALU_out | 1 << REGA_in
```

```
SUB: 1 << PC_out | 1 << MAR_in
1 << PC_inc | 1 << MEM_out | 1 << IR_in
1 << IR_out | 1 << MAR_in
1 << MEM_out | 1 << REGB_in
1 << ALU_out | 1 << REGA_in
```

# CPU\_CORE\_ARCH\_GAJENDRA FINAL CIRCUIT

