# 154B Discussion 4

February 1st, 2023

#### Goals

- Assignment 3.1
  - Single cycle CPU -> Pipelined CPU.
  - Instruction life cycle.
  - Stage registers.
  - Debugging pipelined CPU.
- Control hazards & data hazards.
- Week 4 Quiz.

#### Logistics

- Assignment 3 template updated.
  - Fixed the diagram: the wire forwarding value from WB to EX.
  - Fixed hexadecimal value errors of the single stepper. Incorrectly displayed only 32 bits out of 64 bits of a 64-bit integer.
  - The piazza assignment 3 post has instructions on how to update the single stepper.

https://piazza.com/class/lcf5v5re7q51ky/post/90


# Assignment 3: 5-stage Pipelined CPU

- Has 5 stages: Fetch (IF), Decode (ID), Execute (EX), Memory (MEM),
   Writeback (WB).
- Each stage has a different instruction.

## Assignment 3: 5-stage Pipelined CPU

- Has 5 stages: Fetch (IF), Decode (ID), Execute (EX), Memory (MEM),
   Writeback (WB).
- Each stage has a different instruction.
- DINOCPU pipelined CPU is structurally similar to the single cycle CPU.
  - Most components are the same.
  - Additional components for resolving control hazards and data hazards.

Assignment 3: Single Cycle CPU -> Pipelined CPU



## Assignment 3: Instruction Life Cycle

- Every instruction must go through all stages sequentially; except when an instruction is flushed due to hazards, it is removed from the pipeline.
- E.g., an ADD instruction must go through the MEM stage even though it does not update the memory.

#### Assignment 3: Instruction Life Cycle

- Every instruction must go through **all** stages **sequentially**; except when an instruction is flushed due to hazards, it is removed from the pipeline.
- NOP: an instruction that does nothing. In RISC-V, it's equivalent to addi x0, x0, 0.
- E.g., an ADD instruction is flush during EX stage.

## Assignment 3: Stage Registers

- Transferring the instruction execution context between stages.
- We use 7 stage registers:
  - IF/ID
  - ID/EX
  - ID/EX\_ctrl: contains control signals used in the EX stage.
  - EX/MEM
  - EX/MEM\_ctrl: contains control signals used in the MEM stage.
  - MEM/WB
  - MEM/WB\_ctrl: contains control signals used in the WB stage.
- For debugging purposes, you can add more stage registers.

inst, Ctol Signals, pc, .....

If MEM stage

# Assignment 3: Stage Registers

```
----- IF/ID stage register
               |----- ID/EX stage register
        IF | ID | EX | MEM | WB |
Cycle 5 |----| add |-----| // ID stage uses signals from IF/ID reg
                    // ID stage updates ID/EX reg
Cycle 6 |----| add |----|
```

# Assignment 3: Stage Register Interface

- They are registers.
- E.g., to update the ID/EX register in the ID stage,

```
id_ex.io.in.sextImm := immGen.io.sextImm
```

E.g., to use the ID/EX register in the EX stage,

```
controlTransfer.io.imm := id_ex.io.data.sextImm
```

# Assignment 3: Stage Register Interface



- stage\_reg.io.valid:
  - if true.B, the stage\_reg will be updated accordingly to the inputs, i.e., signals from stage\_reg.io.in.\*
  - if false.B, the stage\_reg will not take stage\_reg.io.in.\* as an input.
- stage\_reg.io.flush:
  - if true.B, the stage\_reg will be zeroed out (equivalent to NOP).
  - if false.B, the stage reg will not be zeroed out.

	valid === true.B	valid === false.B
flush === true.B	zeroed out	zeroed out
flush === false.B	stage_reg.io.in.* as input	stage_reg stays the same

# Assignment 3: Debugging pipelined CPU

- There are 5 instructions in the pipeline at the same time.
- The PC outputted by the single stepper is the PC of the Fetch (IF) stage.
- You can add PC to stage\_reg registers to keep track of the PC of instruction at every stage.
- Using both printf and single stepper to keep track the state of the CPU at every cycle.

# Assignment 3: Debugging pipelined CPU

- Regardless of CPU microarchitectures, any in-order CPU must execute instructions in-order (i.e., instructions must be executed in the same order as the *program order*).
- The single cycle CPU and the pipelined CPU are in-order CPUs.
- This means,
  - The order of instructions executed by the single cycle CPU must be exactly the same as the order of instructions appears in the writeback stage of the pipelined CPU.
  - You can generate the correct order (either the order of PC or the order of instructions; PC order might be more useful) from the single cycle CPU, then compare that to the order of instructions appears in the writeback stage of the pipelined CPU. This is useful for debugging big applications.

#### Program Order in Out-of-order Execution

- Program Order: the order of instruction execution that is determined by software (users, compilers).
- In-order execution: CPU executes instructions as specified by program order.
- Out-of-order Execution: instructions might be executed out-of-order; however, the instructions must be committed in-order. I.e., regardless of in-order/out-of-order type of execution, the instructions must update the state of the system (updating registers, updating memory, etc.) in order.
  - Commit (or retire): the instruction actually affects the state of the system (updating registers, updating memory, etc.)

- Let's not assume the DINOCPU, but any pipelined CPU.
- The cycle time of a pipelined CPU is the duration of the *longest* stage.
- An instruction cannot enter the execution stage when,
  - The instruction reads from a register that is being written to by one of instructions in the execution stage.
  - The instruction is a load, and there is at least one store instruction in the execution stage.
    - Why? Before execution, we don't know the effective address of the load, so we don't know if the load effective address overlap with any of the store execution address.

Parta Mazards: RAW, WAW, WAR & RAWIS rs1 rs2/imm in this example; inst1: add t0, t1, t2 inst 182 : RAW inst223: WAR inyt2; addi +3, +0, 1 read from to ing 123 : WAW \*WAW ret rs2/ion t0, t1, t2 → write to to (physical reg1)
+4, t0, t5 instl add ins+ 2 add t3, 1 -> write to to (physical regs) inst3 addi

WAR

Inst 2 add t4, t0, t5

Mitigation: register remaining

Ward from t0 (phys reg 1)

inst 3 addi t0, t3, 1

Write to to phys reg 2)

+Xe cution Decade inst 1 add +0, +1, +2 can be issued if the cou has register renaming add +4, to, +5 (must wait till inst 1 done with execution)

Week 4 Quiz Execute/Memory ld + 2, 300 (+4) ea = 0 x 600 cannot be issued because

there's a store in the execute stage

Frecuse/Men ld +3, 0x200 (+4) > ld +1, 0x100 (+2) > can be issuad Can not be issued due to
the RAW harard)

$$F = D + M + M$$

$$600ps = 600ps + 600ps = 600ps$$

$$H inst = 600ps = 600 \cdot 10^{-12} \cdot 1$$

$$Godernormal = 600 \cdot 10^{-12} \cdot 1$$

Pipeline CPUSIPC/CPI cycle [ns+1 (UST 2 instruction finished inst3 (fan-in cycles) to154 4 (USF) inst6 funt 7 rnst8

, Starting from cycle 5, there is 1 instruction finished per cycle (assuming there's no stalling / flushing) - so, in the ideal cases, (no stall / fleish), N instruction take N+4 cycles to finish. So, IPC= N. Usually, # inst of a program is way bigger than 4, so,  $IPC = \frac{N}{N+4} \approx \frac{N}{N} = 1$ >CPI ~1

. Note that, each inst still needs 5 cycles to finish. So instruction lateray is still 5 cycles.

Week 4 Quiz Q 28/Q 29

-> Branch & jump insto modify nextpo => the cpu does m4 know the correct nextpr till MEM stage

if Cpu has a branch predictor s the cpu can use the branch predictor

cocle 14 (inst 31) nop | nop | nop | brig )

to speculate nextpc ogchess limeral bridge is flushed cycle 13 | inst(0) inst(9) brig | --- | brig | --- |

if the cpu doesn't have a branch predictor, it must Wait till the branch/jump is relative ID EX MEM WB, wB, and with the brist 9 | brist - - 1 - 1 | wb, ayele 12 linst 9 | nopl brili 1 - - | - - |

cycle 13 | inst 9 | nop | nap | bris | ... 1

cycle 14 | inst 31 | nop | nop | nop | bris |

(assuming tentbook's 5-stage)
pipeline