154B Discussion 7

February 25th, 2022

Goals

- Assignment 4.
- Examples of virtual-to-physical memory address translation.

Logistics

- Assignment 4 due date is now on Feb 28th.

Assignment 4: Question 1, 2, and 3

- You can use some multiple of seconds
 - E.g., seconds, milliseconds, microseconds, nanoseconds, picoseconds.

Assignment 4: Question 4 and 5

- qsort and rsort implementations:
 - qsort:
 https://github.com/jlpteaching/dinocpu-wq22/blob/main/src/test/resources/c/qsort/qsort_main.c
 #L67
 - rsort: https://github.com/jlpteaching/dinocpu-wq22/blob/main/src/test/resources/c/rsort/rsort.c#L32
 - Disassembled binaries are in *.dump files.

Assignment 4: Question 4 and 5

- Reasons for speedups/slowdowns
 - Instruction-level parallelism.
 - When two instructions can be issued simultaneously.
 - Number of branches/jumps/loads/stores.
 - From previous discussions: branch mispredictions and jumps waste CPU cycles.
 - Loads can stall the pipeline.
 - Branch misprediction rates.
 - From the algorithmic perspective,
 - quicksort vs radixsort: frequency of comparisons.
 - etc.
- You can pick one reason and explain that well for full credits.

Address formats

- Physical address
 - [PPN | offset]
- Virtual address
 - [VPN | offset]




- The *offset* parts of a virtual address and its physical address are the same (thus, have the same number of bits).
- So, the translation is essentially mapping a VPN to a PPN.
- Why the offset is preserved?
 - Preserving data locality!

Virtual-to-physical memory address translation


- Translation from a virtual address to the corresponding physical address.
- Translation is required for each memory request from CPU.
 - L1 Cache only works with physical addresses.
- TLB (translation lookaside buffer)
 - Caching the translation,
 - From a virtual address
 - To a physical address and associated metadata.

Virtual-to-physical memory address translation





Virtual Address: [VPN offset] roffset within a data block VPN [offret-level] offret-second-level | ... | offret-kth, level] SATP: Paddr of 1st-level pagetable data [SATP+ offset-first-level] = Paddr of 2nd-level first-level data data SATP+offer_1st_level + offer_2nd_level = Paddr of 3rd level offret2-00 offret 2.01 second > how many bits for offset bits of each level? table Addreo #bits lok = log 2 (# entries at level &) AddrBo Addo Addr Ao 900


> recall from OS class; each process has its own vaider space



1 4-way associative, 1 bit for index birs, block-size = 8B







Why 0x02C720008 goes to this row? recall index bit!

VA 0: 0x VA 1: 0x VA 2: 0x VA 3: 0x			Virtual address Virtual page number Pag 31							age	Page table entry e offset Physical page number Valid Prese 2 1					resent 0	
			L2 Index L1/PTE Index 31								Physical Memory (shown as 4-byte words)						
ld/st unit				MMU									0x7492B2F4		[0x813B8 0x8588A	00
				CR3 register: 0x7A230						V	l		0x7C32B114			0x9A525 0xB0BB1	11
					0x00		_	x858	88A	1		0x813B80000	0x280BA0000	ன	0xD1ACB0000	a b c	
PA 0: 0x				⊩	0x03	01	0	x02C	C72	1			0	1		r I d /()
PA 1: 0x PA 2: 0x)xAB(CD	0:	x741	AC	1		0x7A2300000	0xD1ACB0000		0xB0BB10000	h e l	
PA 3: 0x			2-level page table							•		0xB94E4758 0xF9A7F898			0.117 0x030200	10	
Physical address Cache tag Set index Block offs 35			256 entry L2 page 256 entry L1 page 64 KB pages					page	table		0x5E1F90000	0x57691828 0x986DFAEC		0xB79E50000	0.153 0x030200		
Cache			(4-bytes words)									0x6336C1BC			0		
	V	Tag	ord (0	Word 1							0xDEE932A2			0	-1	
	1	0x8588A379		71.2			13.9					0x417E30000	0x525D7838		0xAC2620000	0	
0	1	0x8588A400		16.7			56.0	Ш					0x5E1F9	10		10	
	1	0x02C72000	0x2	DB007	7B4	0x00023790		90					0xB79E5	11		9	
	1	0x9A525000		7			8						0x02C72	11		8	_
1	1	0x9A525000		9			10		1			0x280BA0000	0xAC262	00 (S)	0x9A5250000	7	
	1	0xB0BB1000	r	l d	/0	a	b c	d					0xA445B1F0			1.29	
		0xB79E5000	0x0	30200	-	-	0.117	-					0x1B58C68	-		2.8	
	0		3,0	55250			0.117					0.020720000	0x00023790 0x2DB007B4		0.050042700	13.9 71.2	\dashv
	<u> </u>								1			0x02C720000			0x8588A3790		
										ı							

VA 0: 0x VA 1: 0x VA 2: 0x VA 3: 0x			Virtual address Virtual page number Pag 31							age	Page table entry e offset Physical page number Valid Prese 2 1					resent 0	
			L2 Index L1/PTE Index 31								Physical Memory (shown as 4-byte words)						
ld/st unit				MMU									0x7492B2F4		[0x813B8 0x8588A	00
				CR3 register: 0x7A230						V	l		0x7C32B114			0x9A525 0xB0BB1	11
					0x00		_	x858	88A	1		0x813B80000	0x280BA0000	ன	0xD1ACB0000	a b c	
PA 0: 0x				⊩	0x03	01	0	x02C	C72	1			0	1		r I d /()
PA 1: 0x PA 2: 0x)xAB(CD	0:	x741	AC	1		0x7A2300000	0xD1ACB0000		0xB0BB10000	h e l	
PA 3: 0x			2-level page table							•		0xB94E4758 0xF9A7F898			0.117 0x030200	10	
Physical address Cache tag Set index Block offs 35			256 entry L2 page 256 entry L1 page 64 KB pages					page	table		0x5E1F90000	0x57691828 0x986DFAEC		0xB79E50000	0.153 0x030200		
Cache			(4-bytes words)									0x6336C1BC			0		
	V	Tag	ord (0	Word 1							0xDEE932A2			0	-1	
	1	0x8588A379		71.2			13.9					0x417E30000	0x525D7838		0xAC2620000	0	
0	1	0x8588A400		16.7			56.0	Ш					0x5E1F9	10		10	
	1	0x02C72000	0x2	DB007	7B4	0x00023790		90					0xB79E5	11		9	
	1	0x9A525000		7			8						0x02C72	11		8	_
1	1	0x9A525000		9			10		1			0x280BA0000	0xAC262	00 (S)	0x9A5250000	7	
	1	0xB0BB1000	r	l d	/0	a	b c	d					0xA445B1F0			1.29	
		0xB79E5000	0x0	30200	-	-	0.117	-					0x1B58C68	-		2.8	
	0		3,0	55250			0.117					0.020720000	0x00023790 0x2DB007B4		0.050042700	13.9 71.2	\dashv
	<u> </u>								1			0x02C720000			0x8588A3790		
										ı							