# Quiz Week 5 (optional): Branch prediction and ILP

(!) This is a preview of the published version of the quiz

Started: Feb 6 at 12:31pm


## **Quiz Instructions**

This quiz covers branch prediction and ILP.

See <a href="https://jlpteaching.github.io/comparch/modules/processor-architecture/ilp/">https://jlpteaching.github.io/comparch/modules/processor%20architecture/ilp/</a>)

(https://jlpteaching.github.io/comparch/modules/processor%20architecture/ilp/)

Question 1	1 pts
For an <i>always not taken</i> predictor, what is the accuracy for the given branch outcomes?	1
T T NT NT T T T T T T T T T T T NT T T	



Question 3 1 pts

prediction putcome	For a 1-bit counter (i.e., last outcome) predictor, what is the accuracy for branch outcomes? The initial prediction is 'taken'.  TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	r the given  > walk or pradiction  first, Ren  change ren  predictor state  when the outer  as known
	Question 4	1 pts
prediction	For a 2-bit saturating counter predictor, what is the accuracy for the give outcomes? The initial prediction is 'weakly taken'.  TITITITITITITITITITITITITITITITITITIT	NT
		then
	Question 5	1 pts
	Mark the true statements.	
	Compilers can re-arrange instructions to increase performance	
	☐ The order of instructions in the program can affect the performance	
	Sometimes there are independent instructions that the compiler cannot find	i
	Compilers can re-arrange instructions to reduce hazards and stalls	
L		
	Ouestion 6	2 pts

For the following program, what is the "best" schedule without changing the program? Assume the DINO CPU pipeline without any branch prediction. I.e., there is a one cycle load to use hazard and branches are resolved in the memory stage.

a: 1w s8, (792)s0
b: sub s8, s8, s11
c: add s11, s7, a6
d: addi t2, a6, -750
e: beq s11, t2, 1681
f: xori s8, s8, 1141

Can not reorder c and b due to WAR

b,d,c,a,e,f


a,e,d,b,c,f

a,c,b,d,e,f

a,c,b,d,e,f

a,b,c,d,e,f

a,b,c,d,e,f



Question 8	1 pts
Compiler transformations like loop unrolling can <b>improve</b> the performance applications by having which effect(s) on the Iron Law?	of
☐ Increase the CPI	
☐ Increase the number of dynamic instructions	
☐ Increase the cycle time	
Reduce the CPI	
☐ Increase the number of static instructions	
Reduce the number of static instructions	
Reduce the number of dynamic instructions	
Reduce the cycle time	


○ a & b			
○ b & c			
○ c & d			
○ b & f			

#### **Question 10** 2 pts

Assume you have a processor design which is 2-wide in-order. In other words, you can fetch up to two instructions, decode up to two instructions, execute up to two instructions, send up to two instructions to memory, and write back up to two instructions each cycle. Assume that you cannot forward/bypass in the same cycle and have to stall any dependent instructions by at least 1 cycle.

What is the average cycles per instruction? (Ignore the warm up time. Ignore the

cycles before the first instruction completes.)



**Question 11** 1 pts

Which of the following instruction pairs can you <i>not</i>	execute in the same cycle?
○ (addi x1, x2, 0) and (subi x4, x8, 8)	
○ addi x1, x2, 0 and subi x4, x8, 0	
○ lw x1, 0(x2) and sw x4, 8(x2)	
( lw x1, 0(x2) and lw x4, 0(x8)	
lw x1, 0(x2) and sw x4, 0(x8)	
○ (lw x1, 0(x2)) and (lw x4, 8(x8))	

Question 12	1 pts
Mark all that are true.	
<ul> <li>Dynamic ILP techniques implemented in hardware uses less power and area the static techniques implemented in the compiler</li> </ul>	nan
<ul> <li>Increasing the window of instructions can increase the ILP, but it also increases complexity, power, and area</li> </ul>	the
<ul> <li>Dynamic methods for finding ILP are more flexible to runtime dependencies (e.g. address dependencies)</li> </ul>	g.,
☐ VLIW ISAs are better than RISC ISAs when implementing hardware for dynamic	c ILP

Question 13	1 pts
In out-of-order processor you can only execute instructions out of order, you must issue instructions in order and complete (or commit) instructions in owner.  Why?	
Must commit instructions in order to determine their dependencies.	

_	structions in order to make sure that exceptions/interrupts happen right instruction.
Must issue in or right instruction.	der to make sure that exceptions/interrupts happen precisely for the
Must issue in or	der to determine their dependencies.

Question 14 2 pts

Assume you have the following 4 instructions that are decoded and waiting to execute. Assume the machine has 8 registers like the example in lecture.

i1: source regs: 7, 1. Destination reg: 0

i2: source regs: 3, 0. Destination reg: 1

i3: source regs: 5, 3. Destination reg: 2

i4: source regs: 5, 6. Destination reg: 6

Registers 7 and 4 are currently busy

Because of which rules can i2 *not* be executed? (It may help to draw out the matrices)

(i)	The	required	busses and	functional	units are	available

		destination				

	) The source or d				

	/			
1	/ II \	IhΔ	registers are	huev
	\ II /	1110	i cuisici s ai c	DUSV

Question 15 2 pts

Assume the following hardware state. There are some instructions currently executing, and others that have been decoded and are waiting to execute. Use this information to answer the questions below.

#### **Currently executing instructions**

add t6, s8, s1

1w to, -1060(a3) 3 add +6, 58, 51 (1)

### Instructions waiting to execute

sub s8, a4, zero

sw a5, -1096(s1)

ori a4, t6, 144

sra a5, s1, a3

(1) (3): WAR

(2)(4): unknown

address of (4)

Which instructions can be sent to execute at this time (assume there are enough execution/functional units and busses)? (4)(5) + RAW

sub s8, a4, zero

sra a5, s1, a3

sw a5, -1096(s1)

ori a4, t6, 144

(4)6): WAR

(1)(3) RAWin 03,

## **Question 16**

2 pts

Assume the following hardware state. There are some instructions currently executing, and others that have been decoded and are waiting to execute. Use this information to answer the questions below.

## **Currently executing instructions**

sub s9, t3, a1 / 1 )

addi s0, t6, 1164 (2)

WAR [WAW hazards

(17/3) OVAR

(4)(5) RAM/

## Instructions waiting to execute

sub t3, t1, zero (3)

sra t5, a1, t5 (💪 ʃ

xori t1, t5, -1066 ( )

xor t5, a1, t6

With register renaming Which instructions can be sent to execute at this time (assume there are enough execution/functional units and busses)?

sub t3, t1, zero	
xori t1, t5, -1066	
xor t5, a1, t6	
sra t5, a1, t5	

Question 17	2 pts
Mark all of the types of hazards that can occur in an out-of-order superscala processor design.	ar
Write after read	
☐ Rename	
✓ Control	
Write after write	
Structural -> limitation of resources, e.g.	
Read after write	
☐ Read after read	

when the hazard can be solved using rag renamy but the con doesn't have enough physical rags

Quiz saved at 4:47pm

Submit Quiz