## 154B Discussion 7

February 22nd, 2023

## Outline

- Assignment 4
  - Multi-cycle memory components
  - Caching
- Cache Examples.
- Week 7 Quiz.

## Assignment 4



IF > output by Inst Mem ID > IF/ID Stage reg EX - In /EX stage reg MEM > EX / MEM Stage reg WB => MEM/ WB stage mag im-em-good: instruction in Instructi exmem - meminst: inst at mem stage

## Assignment 4

Assignment 3: > branch Misprediction (and 1) -> load-to-use hazard (cond2) Assignment 4 > Idmen - good (cond 3) > data memodoesn't have correct doors > I mem - good (cond 4) > innem mem doesn't # cond 1 2 cond 3 do not happen at the same time have correct instruction **Assignment 4** 

TF ID EX MEM WB

Cond 1

Stall Stall stall Shush

4

Stall stall stall shush

4

[ over-good =0 >

(men-god=0-)

Cond 1: bromch
an'spred
Cond 2: lagod touse
cond 5: lamen - god
Cond 4: 1 in em - god

IF ID EX ONEM WB

add ----

Cond 1: bromch South Assignment4 anispred Cond 2: logal time -> cond 123 do not same time happen at the conds: Idmem - god Cond4: ! imem - good 5 cond1 = cond2 doesn't matter rond4 MEM WB c2 c3 c4 nextpe PC 44 Stall flush postall Stall Stall pc stall Stall flush flush PC STON

Quiz 7

C1 C2 CB C4 rextpc EX MEM WB O O Gasez p=+24 .... flush flush ....

O O 1 casez Pc from token flush flush jump flush IF ID EX wern us garbage . --(mem = 0 Jump case 1 -> inem =0 proson taken flush flush jump casel simem=1 -... Plush flush sump