154 Discussion 2

January 18th, 2023

Goals

- Assignment 1 Part V: executing multiple cycles.
- Assignment 1 diagram.
- Assignment 2 Overview.
 - Instruction types.
 - Control flow / Data flow.

Logistics

- Assignment 3 will be released some time this week.
- Quiz grading,
 - score = max(original_quiz_score, late_quiz_score 0.25 * not_attempted_original_quiz)
 - Unlimited attempts.

- Where is the current instruction to execute?
 - The value of PC is the address of the instruction.


```
hn@eldorado:~/scr/Teaching/dinocpu-assignment1$ riscv64-unknown-elf-objdump -D src/test/resources/risc-v/power2
src/test/resources/risc-v/power2:
                                       file format elf64-littleriscv
Disassembly of section .text:
00000000000000000 <_start>:
        406283b3
                                 sub
                                         t2, t0, t1
        0072f3b3
                                 and
                                         t2, t0, t2
        0063b3b3
                                 sltu
                                         t2, t2, t1
        00000013
                                 nop
        00000013
  10:
                                 nop
  14:
        00000013
                                 nop
  18:
        00000013
                                 nop
        00000013
  1c:
                                 nop
        00000013
  20:
                                 nop
        00000013
                                 nop
  28:
        00000013
                                 nop
  2c:
        00000013
                                 nop
        00000013
  30:
                                 nop
```

instruction: 32-bit (4 bytes)

- Where is the next instruction to execute?
 - If the current instruction does not alter the control flow, the next instruction is the one next to the current instruction.

```
hn@eldorado:~/scr/Teaching/dinocpu-assignment1$ riscv64-unknown-elf-objdump -D src/test/resources/risc-v/power2
src/test/resources/risc-v/power2:
                                       file format elf64-littleriscv
Disassembly of section .text:
00000000000000000 < start>:
        406283b3
                                          t2, t0, t1
                                 sub
        0072f3b3
                                          t2, t0, t2
                                 and
        0063b3b3
                                 sltu
                                          t2, t2, t1
                                 nop
        00000013
  10:
                                 nop
  14:
        00000013
                                 nop
        00000013
  18:
                                 nop
        00000013
  1c:
                                 nop
  20:
        00000013
                                 nop
        00000013
  24:
                                 nop
  28:
        00000013
                                 nop
        00000013
  2c:
                                 nop
        00000013
                                 nop
```

- Why PC + 4? What is the assumption?
 - From ISA: One instruction is 32 bits (4 bytes) long.
 - In DINOCPU (and most common microarchitectures): Byte-addressable architecture.
- There are other addressing mode, e.g., word addressing mode.




- What Chisel does when compiling the statement PC := PC + 4.U?
 - The compiler will generate an adder updating the PC register.



Assignment 1 Diagram

- Wires
 - Width
 - Subset of bits
- Components
 - Adder for updating PC
 - Comparator if needed
- Don't have to be formal, but must be clear and readable.



B-type: if trs1) <op> [rs2] == True: PC = PC+imm R=trd] = trs1] <op> [rs2]
Assignment 2: RV64IM Instruction Types == [rs2] <op> imm S: mem [rs1 + imm] = [rs2] 31 30 12 11 25 24 21 20 19 15 14 opcode R-type funct7 funct3 rd rs2 rs1 imm[11:0] funct3 rd opcode I-type rsl imm[11:5] imm[4:0]rs2 funct3 opcode | S-type rs1 imm[10:5]funct3 imm[11]imm[12]rs2imm[4:1]opcode rsl B-type imm[31:12] rd opcode | U-type imm [10:1] imm [11] imm[19:12]opcode | J-type imm [20] rd

Figure 2.3: RISC-V base instruction formats showing immediate variants.

Assignment 2: Control Unit


- The control unit orchestrates the control flow and the data flow of the instruction execution per instruction type.
 - Deciding the functionality of each component.


Assignment 2: Control Flow

- Branch/Jump instructions are called control transfer instructions. I.e., they
 alter the control flow.
 - Jumps always change the next PC to a value other than PC+4. Used a lot in function calls.
 - Branches change the next PC to a value other than PC+4 if the branch condition is true.

Assignment 2: Data Flow

- Data flow in the single-cycle DINOCPU,
 - registers -> registers
 - registers -> memory
 - memory -> registers





Week 2 Quiz

Iron Law:
Pynamic

Fine
Instructions program alters

Week 2 Quiz

Q.92 #cycles Q.10 # instructions Q-16 CPT = 1.2 # Instructions

> ->time? freg X CPI X # MSF

Q.14 average freq of Intel; 7 Cycles # cycles # seconds

Meek Marie Diagram of Assignment 1

frue frue wen (rd==0) wen

Week 2 Quiz Assignment 1 note

The RISC-V ISA specs say that xO (the register 0) is a hardwired zero.

> Since you're not allowed to update the code of the register file, you should have extra logics in the cpu that register O will

not be written to if rd is O.

Meer Zeriz Iron Law no te

CPI = \(\frac{1}{2} \) instruction type in a program \(\text{time to execute} \) that instruction type instruction type dependent on the program dependent on

dependent on the parch