# 154B Discussion 6

February 18th, 2022

### Goals

- Assignment 4
  - Forwarding and hazard detection for dual issue
  - Graphs
- Cache system stuff.

### Logistics

- Extra credits part is added for assignment 4.
  - Goal: improve the performance (in terms of #cycles) of dual-issue

### Assignment 4: Forwarding

- 4 sources:
  - pipeA\_mem
  - pipeB\_mem
  - pipeA\_wb
  - pipeB\_wb
- 4 destinations:
  - pipeA ex rs1
  - pipeA\_ex\_rs2
  - pipeB\_ex\_rs1
  - pipeB\_ex\_rs2

Assignment 4: Forwarding

4 sources:

ignment 4: Forwarding


Commit order:

Sources: pipe A - wb

pipe B - mem

- Which source should be forwarded if more than one source is available for forwarding?
  - In original pipelined CPU, if we can forward from both MEM and WB, the value from MEM will be used.
  - In dual-issue CPU, at each stage, the instruction in pipeA must be committed before the instruction in pipeB.

### Assignment 4: Hazard Detection



 Stalling condition: if a load instruction is followed by another instruction reading from the register that the load instruction will write to.

```
ld x1, 1024(x2)
addi x3, x1, x10
```

```
1d \times 1, 1024 (\times 2)
add x3, x1, x10
Original pipeline:
       | IF | ID | EX | MEM | WB |
       |----|
Cycle 1 | LD | --- | --- |
Cycle 2 | ADD | LD | --- | --- |
Cycle 3 | --- | ADD | LD | --- |
Cycle 4 | --- | ADD | NOP | LD | --- |
```

- General idea:
  - If the instruction at EX stage is a load instruction, and it writes to the register that the instruction at ID will read, the CPU stalls instruction at ID.
- Stalling detection for dual-issue:
  - There are 2 instructions at EX stage.
  - There are 2 instructions at ID stage.

#### General idea:

- If the instruction at EX stage is a load instruction, and it writes to the register that the instruction at ID will read, the CPU stalls instruction at ID.

#### Stalling detection for dual-issue:

- There are 2 instructions at EX stage.
- There are 2 instructions at ID stage.
- 4 cases:
  - pipeA\_ex is a load instruction, it writes to a register that pipeA\_id will read.
  - pipeA ex is a load instruction, it writes to a register that pipeB id will read.
  - pipeB\_ex is a load instruction, it writes to a register that pipeA\_id will read.
  - pipeB\_ex is a load instruction, it writes to a register that pipeB\_id will read.
- Why? Instructions at ID stage must be committed after instructions at EX stage.

### Assignment 4: Stalling due to load in pipeA

```
| IF | ID | EX | MEM | WB |
           |----|----|
Cycle 1 pipeA | LD | --- | --- | --- |
Cycle 1 pipeB | --- | --- | --- |
           |-----|
Cycle 2 pipeA | ADD | LD | --- | --- |
Cycle 2 pipeB | SUB | --- | --- | --- |
Cycle 3 pipeA | --- | ADD | LD | --- | --- |
Cycle 3 pipeB | --- | SUB | --- | --- |
Cycle 4 pipeA | --- | ADD | NOP | LD | --- |
Cycle 4 pipeB | --- | SUB | NOP | --- | --- |
```


### Assignment 4: Stalling due to load in pipeB

```
| IF | ID | EX | MEM | WB |
           |----|----|
Cycle 1 pipeA | SRA | --- | --- | --- |
Cycle 1 pipeB | LD | --- | --- |
           |-----|
Cycle 2 pipeA | ADD | SRA | --- | --- |
Cycle 2 pipeB | SUB | LD | --- | --- |
Cycle 3 pipeA | --- | ADD | SRA | --- |
Cycle 3 pipeB | --- (SUB) | LD | --- | --- |
Cycle 4 pipeA | --- | ADD | NOP | SRA | --- |
Cycle 4 pipeB | --- | SUB | NOP
                           LD | --- |
```

- If the branch at either instructions at MEM stage was mispredicted, the instructions at ID, EX must be flushed.

### Assignment 4: Example Graph

Number of Cycles of Different Workloads Simulated on Different CPU Designs



### Assignment 4: Graphs

- Graphs should be easy to interpret
  - Labels/Units on both x-axis and y-axis
  - Question 1: the y-axis should be IPC
  - Question 2: the y-axis should be time (in seconds)

general roleas;

Every cache block must have all information to identify to which address.

The data in a cache block belongs to.

Surry cache block has a tag (contain part of address) associated a surry cache block has a tag (contain part of address). > the index of the cache block indicates on which now the cache block is where the data is in a cache block. Address [TAG INDEX OFFSET]

A cache block w/ tag Cache- block-K TAG

Direct - mapped Cache
1. The index lits are used to select a now - if there are K cache-blocks, there are TAG | cache-block - O how O TAG | cache - block-1 frow 1 > # index bits = log\_ (K) 2. Offset bits; where the data is within a block => # offset bits = log\_2 (block-size in hytes) Byte O byte 1. .. byte N-1 assume

3. Tag bits: the rest of the address of the address of the cache block) # tag lits = address size - # offset lits - # index lits

N-ways set associettive (each now has N cache black) \* Assume there are

							•	* / 13/00 00
TAG	\$- block	TAG	\$_block		TÆ	\$_block	90W O	K cach
TAG	\$_block	TAG	\$-block	, LV	TAG	\$-block	rand	= #inde
						,		# Offset by
							1	= log_2 (
							, ,	# Tag bits = address
							now K	<u> </u>

\* Assume there one

\*\* K cache blocks.

\*\* There are \*\* rews

= # index bits = log, (K)

= log\_2 (coche-block\_size)

# Tag birs
= address size - # offect bits

\_# tradex-bits

9%8=1 Cache System Direct - mapped example block 9 64B Cache-block - O 64B cache-block-1 TAG Cache- block-2 64B TAG block 2 mem-block 2 (64K) mem-dock-11 mem\_block-O \* Assume there are 8 cache blocks. > memory block k will go to cache\_block-(k %8)

Direct - mapped cache example > 225 butes > Data capacity: 32768 KiB -> black gize: 64B (26 Lytes)

25 24 65 7 bits 10 bits 6 bits

Address; Itag-bits index-bits offert offset; (5,0) index; (24,6) tag; (31,25)

# cache\_b locks = data - capacity \_ 225 \_ 219 26 block - Size

# index - bits = log, (# rows) = log 2 (# cache - block)

 $=\log_{2}(2^{19})=19$ # offset-bits = log2 (block - size) = log, (26) = 6 # tag - bits = addr - size - # index-bits

- # affect - bits =32-19-6=7

Q4; SystemA: cache block of 16B > 4 bits for affect 0x32 4 M OX3[e8M [3210-321f] 0x3[e8H [31e0-31ef]

0×3220M [3220-3228]

0×31dcM [31d0-31df] SystemB: cache block of 256B > 8 bits for affect

0x3214M [3200 - 32 //]

U x 31/88 H (3100-3489)