
154B Discussion 10

March 15th, 2023

Outline

- Review topics after the first midterm.
- Materials from last year's
 - https://github.com/jlpteaching/comparch/tree/main/_assets/wq22_154B_discussions



Virtual memory

Benefits. > process isolation,


Overheads. -> frounslation cost

- TLB.
- TLB organizations (similar to cache).
- TLB miss penalty.


N is the # of levels


Physical Address / Virtual Address. > Vivfual address: (VPNO VPN1 | VPN2 offing Address translation.


Paging, page tables, page walking. translation (UPNO, UPNI,



- Parallel Programming raillel Architectures.
 - Flynn's taxonomy.
 - Parallel processing and synchronization problems.
 - Cache coherence / False sharing.
 - Memory consistency / Sequential consistency.
 - Accelerators: GPUs, etc.
 - Shared memory / Distributed memory.
 - Levels of Parallelism: ILP, DLP, TLP.
 - Understanding Amdahl's Law.







- Security.

- This is not exhaustive list of topics covered in the lectures.

Amdahl's law: P:

Septendap: tur-one

type-core portion that nam be poerallelized Quiz Review Week 10 98 N: # computing program: 95% Kernel + 5% Serial units 48 core GPU: Speed up Kernel 40x movepædup: 96-core = 50y (1-p) + N Assume Host program takes I se conditorum with 1 core. Kernel: 0.95s 96-core 1 CIB-core Seria) 1 Kernd: 0.95s (cernel: Serial; ASSume Peat up is NX Serial: 0.053 Serial 0.05s

Quiz Review

Speedup = told

tnew

-) tnew = told

Speedup

Quiz Review Cache params

- . # ways
- . block size:
 - 256 Kib cache used for Atocks (not include motordous)

 block cize 64B

 Hentries = 256 leib

 64B

Quiz Review AMAT

AM &T 2- lellet cache

= l1-latency + l1-miss-ratio (l2-latency+

2_ miss-routé x mem-lating)

Quiz Review Paging Virtual address Typno PNJ physical address t first level page page_size: EtkiB, VPNO ZMiB, Ox 1000 + VPNO x entry-size WITHY STZE = 4 bytes Ox4000+UPN1x entry-size # offset hits = logg (page - size) #VPN-bits: log, (# entiries)

Page (able Dota Structure Quiz Review Eg. 2-level page table. VPN 0 is used to index level 1 page Leve [1 UPN1 is used to index level 2 page lu2 addr. PFN PFN PFN PFN PFA PFN PFN PFN PFN PFN PFIN DF N If a page table is not a last level page table, each entry of the table has an address of the next level page. If a page table is a last level page, each entry contains a translation, i.e. PIN.