

Parallel Memory Systems (cont.)

March 6th, 2023


Outline

- Synchronization problem in shared memory.


Communication in shared memory

- Software synchronization primitives
 - Barrier: a point where **all** threads must arrive to before proceeding.
 - Semaphore:
 - Waiting room for sharing multiple of the same resource.
 - Allowing the next thread to be notified when one of the threads using the resource released the resource.
 - Mechanism: the thread wanting to access the resource send the signal saying that it wants to use the resource, and then waiting for the resource via a waiting mechanism. The thread will be notified when the semaphore allows it to access the resource.
 - Mutex:
 - Holding a binary status of a lock: acquired or not acquired.
 - Used to guarantee that, at most one thread can a lock at a time.
- Note: waiting mechanisms: spin-waiting, sleeping, etc.

Setup



Example: Barrier



- Main idea: all threads must reach the same execution point before proceeding.
- Software multithreading Reminders
 - Software threads spawned from one thread sharing many things, including instructions, heap, address space.
 - Sharing instructions: All threads execute the same code! Thus, they can reach the same execution point.
 - Sharing heap: All threads can access any thing in the heap!
 - Software threads do not share architectural states (PC, registers, etc.) This means different threads can be at different PCs in the same cycle.

Barrier: Implementation 1

- Compilers are smart: they just optimize our intention to spin-wait away!
 - Dead-code elimination: the spin wait does not change the state of the program (in this context)

```
C++ source #1 X
A Save/Load + Add new... Vim CppInsights Quick-bench C++
1 #include <stdint>
2
3 const uint32_t num_threads = 2;
4
5 int barrier(uint32_t thread_id, uint32_t* arrived) {
6     *arrived+=1;
7     while (*arrived < num_threads); // spin wait
8     if (thread_id == 0)
9         *arrived = 0;
10    return 0;
11 }
12
13
14

RISC-V rv32gc clang (trunk) (Editor #1) X
RISC-V rv32gc clang (trunk) -O1 -march=rv32i
A Output... Filter... Libraries + Add new... Add tool...
1 barrier(unsigned int, unsigned int*):
2     lw     a2, 0(a1)
3     addi   a2, a2, 1
4     sw     a2, 0(a1)
5     beqz   a0, .LBB0_2
6     li     a0, 0
7     ret
8 .LBB0_2:
9     sw     zero, 0(a1)
10    li     a0, 0
11    ret
```

Barrier: Implementation 1 Problems

→ compiler doesn't know that "arrived" can be updated not by this thread.

Barrier: Implementation 2 - adding the “volatile” keyword

- Adding the “volatile” keyword to a variable forces compilers to generate code such that,
 - Per operation, the variable will be loaded from memory before the operation.
 - Without the keyword, if the value of variable was loaded to a register before, the value in that register will be reused.

volatile

load then operation

non-volatile


can reuse val in register

Barrier: Implementation 2 - adding the “volatile” keyword

```
C++ source #1
A Save/Load + Add new... Vim CppInsights Quick-bench C++
1 #include <stdint>
2
3 const uint32_t num_threads = 2;
4
5 int barrier(uint32_t thread_id, volatile uint32_t* arrived) {
6     *arrived+=1;
7     while (*arrived < num_threads); // spin wait
8     if (thread_id == 0)
9         *arrived = 0;
10    return 0;
11 }
12
13
14
15
16
```

```
RISC-V rv32gc clang (trunk) (Editor #1)
RISC-V rv32gc clang (trunk) -O1 -march=rv32i
A Output... Filter... Libraries + Add new... Add tool...
1 barrier(unsigned int, unsigned int volatile*): # @ba
2     lw     a2, 0(a1) load arrived
3     addi   a2, a2, 1 +1
4     sw     a2, 0(a1) store arrived
5     li     a2, 2 a2 = num - threads
6 .LBB0_1: # =>This Inner Loop Header: Depth=1
7     lw     a3, 0(a1) a3 = arrived
8     bltu   a3, a2, .LBB0_1 a3 < a2
9     beqz   a0, .LBB0_4
10    li     a0, 0
11    ret
12 .LBB0_4:
13    sw     zero, 0(a1)
14    li     a0, 0
15    ret
```

Barrier: Implementation 2 Problems




Barrier: Implementation 2 Problems

- There is no guarantee when an instruction of one thread will be executed relative to any other threads!

Barrier: Implementation 3 - Atomic access to a variable

- `*arrived+=1` consists of loading the value, incrementing the value, and storing the value.
- atomic primitives guarantee that only one thread has access to `arrived` when the above three operations being executed.
- Main take away: programmers must explicitly specify which variables are racy.



```
C++ source #1 X
A Save/Load + Add new... Vim Cppinsights Quick-bench C++
1 #include <stdint>
2 #include <atomic>
3
4 const uint32_t num_threads = 2;
5
6 int barrier(uint32_t thread_id, std::atomic<uint32_t>* arrived)
7 {
8     *arrived+=1;
9     while (*arrived < num_threads); // spin wait
10    if (thread_id == 0)
11    {
12        *arrived = 0;
13    }
14    return 0;
15 }
16
17
18
19

RISC-V rv32gc clang (trunk) (Editor #1) X
RISC-V rv32gc clang (trunk) -O1 -march=rv32i
A Output... Filter... Libraries + Add new... Add tool...
1 barrier(unsigned int, std::atomic<unsig
2     addi    sp, sp, -16
3     sw      ra, 12(sp)
4     sw      s0, 8(sp)
5     sw      s1, 4(sp)
6     sw      s2, 0(sp)
7     mv      s0, a1
8     mv      s1, a0
9     li      a1, 1
10    li      a2, 5
11    mv      a0, s0
12    call    __atomic_fetch_add_4
13    li      s2, 2
14    .LBB0_1:
15    li      a1, 5
16    mv      a0, s0
17    call    __atomic_load_4
18    bltu    a0, s2, .LBB0_1
19    bnez    s1, .LBB0_4
20    li      a2, 5
21    mv      a0, s0
22    li      a1, 0
23    call    __atomic_store_4
```


atomic
access

load
then do
operation

then
store

Barrier: Implementation 3 - Atomic access to a variable

- Side note: RISC-V supports such an operation in a more elegant way. Next lectures will covers the use of memory fences.



The image shows a side-by-side comparison of C++ and RISC-V assembly code for a barrier function. The left pane shows the C++ source code, and the right pane shows the corresponding RISC-V assembly generated by Clang.


C++ source code (left pane):

```
1 #include <stdint>
2 #include <atomic>
3
4 const uint32_t num_threads = 2;
5
6 int barrier(uint32_t thread_id, std::atomic<uint32_t*> arrived)
7 {
8     *arrived+=1;
9     while (*arrived < num_threads); // spin wait
10    if (thread_id == 0)
11    {
12        *arrived = 0;
13    }
14    return 0;
15 }
```

RISC-V rv32gc clang (trunk) (Editor #1) (right pane):

```
1 barrier(unsigned int, std::atomic<unsi
2     li    a2, 1
3     amoad.w.aqrl    a2, a2, (a1)
4     li    a2, 2
5 .LBB0_1:
6     fence    rw, rw
7     lw      a3, 0(a1)
8     fence    r, rw
9     bltu    a3, a2, .LBB0_1
10    beqz    a0, .LBB0_4
11    li      a0, 0
12    ret
13 .LBB0_4:
14    fence    rw, w
15    sw      zero, 0(a1)
16    li      a0, 0
17    ret
```

Setup - Adding private caches



Implementation 3

- Simplified version of implementation 3

```
C++ source #1  X
A Save/Load + Add new... Vim CppInsights Quick-bench C++
1 #include <stdint>
2 #include <atomic>
3
4 const uint32_t num_threads = 4;
5
6 int barrier(uint32_t thread_id, std::atomic<uint32_t>* arrived) {
7     *arrived+=1;
8     while (*arrived < num_threads); // spin wait
9     if (thread_id == 0)
10         *arrived = 0;
11     return 0;
12 }
```

```
C++ source #2  X
A Save/Load + Add new... Vim CppInsights Quick-bench
1 Inst 1: load/increment/store arrived
2 Inst 2: load arrived
3 Inst 3: arrived < num_threads ? True -> jump to Inst 2
4 Inst 4: ...
```

Problem with multiple caches

Thread 1:

t_1 1. load-add-store
arrived

t_2


2. load arrived
3. spin-wait

Thread 2:

1. load-add-store
arrived

2. load arrived

3. spin-wait



Problem with multiple caches

- Solution?

→ write-through: ^{store} accesses are expensive

→ cache communication: ~~same~~ how?

