

# 154B Discussion 6

February 18th, 2022

# Goals

- Assignment 4
  - Forwarding and hazard detection for dual issue
  - Graphs
- Cache system stuff.

# Logistics

- Extra credits part is added for assignment 4.
  - Goal: improve the performance (in terms of #cycles) of dual-issue

# Assignment 4: Forwarding

- 4 sources:
  - pipeA\_mem
  - pipeB\_mem
  - pipeA\_wb
  - pipeB\_wb
- 4 destinations:
  - pipeA\_ex\_rs1
  - pipeA\_ex\_rs2
  - pipeB\_ex\_rs1
  - pipeB\_ex\_rs2

# Assignment 4: Forwarding

- 4 sources:

- pipeA\_mem
- pipeB\_mem
- pipeA\_wb
- pipeB\_wb

Commit order:

pipe A - wb

pipe B - wb

pipe A - mem

pipe B - mem

commit earlier

commit later

- Which source should be forwarded if more than one source is available for forwarding?

- In original pipelined CPU, if we can forward from both MEM and WB, the value from MEM will be used.
- In dual-issue CPU, at each stage, the instruction in pipeA must be committed before the instruction in pipeB.

Implementing ~~this~~ forwarding to pipe A-ex  
when (condition for forwarding from  
pipe B - mem to pipe A - ex)


if ... then

. elsenhen (condition for forwarding from  
pipe A - mem to pipe A - ex)

if ... then


. elsenhen ...

# Assignment 4: Hazard Detection



# Assignment 4: Hazard Detection - Stalling

- Stalling condition: if a load instruction is followed by another instruction reading from the register that the load instruction will write to.



```
ld x1, 1024(x2)
addi x3, x1, x10
```

# Assignment 4: Hazard Detection - Stalling

```
ld x1, 1024(x2)
```

```
add x3, x1, x10
```

Original pipeline:

		IF		ID		EX		MEM		WB	
		-----		-----		-----		-----		-----	
Cycle 1		LD		---		---		---		---	
Cycle 2		ADD		LD		---		---		---	
Cycle 3		---		<u>ADD</u>		<u>LD</u>		---		---	
Cycle 4		---		ADD		<u>NOP</u>		LD		---	



# Assignment 4: Hazard Detection - Stalling

- General idea:
  - If the instruction at EX stage is a load instruction, and it writes to the register that the instruction at ID will read, the CPU stalls instruction at ID.
- Stalling detection for dual-issue:
  - There are 2 instructions at EX stage.
  - There are 2 instructions at ID stage.

# Assignment 4: Hazard Detection - Stalling

- General idea:
  - If the instruction at EX stage is a load instruction, and it writes to the register that the instruction at ID will read, the CPU stalls instruction at ID.
- Stalling detection for dual-issue:
  - There are 2 instructions at EX stage.
  - There are 2 instructions at ID stage.
  - 4 cases:
    - pipeA\_ex is a load instruction, it writes to a register that pipeA\_id will read.
    - pipeA\_ex is a load instruction, it writes to a register that pipeB\_id will read.
    - pipeB\_ex is a load instruction, it writes to a register that pipeA\_id will read.
    - pipeB\_ex is a load instruction, it writes to a register that pipeB\_id will read.
  - Why? Instructions at ID stage must be committed after instructions at EX stage.

# Assignment 4: Stalling due to load in pipeA

		IF	ID	EX	MEM	WB
		----	----	----	----	----
Cycle 1	pipeA	LD	---	---	---	---
Cycle 1	pipeB	---	---	---	---	---
		-----				
Cycle 2	pipeA	ADD	LD	---	---	---
Cycle 2	pipeB	SUB	---	---	---	---
		-----				
Cycle 3	pipeA	---	<u>ADD</u>	<u>LD</u>	---	---
Cycle 3	pipeB	---	<u>SUB</u>	---	---	---
		-----				
Cycle 4	pipeA	---	ADD	NOP	LD	---
Cycle 4	pipeB	---	SUB	NOP	---	---

# Assignment 4: Stalling due to load in pipeB


		IF	ID	EX	MEM	WB
		----	----	----	----	----
Cycle 1	pipeA	SRA	---	---	---	---
Cycle 1	pipeB	LD	---	---	---	---
		-----				
Cycle 2	pipeA	ADD	SRA	---	---	---
Cycle 2	pipeB	SUB	LD	---	---	---
		-----				
Cycle 3	pipeA	---	ADD	SRA	---	---
Cycle 3	pipeB	---	SUB	<u>LD</u>	---	---
		-----				
Cycle 4	pipeA	---	ADD	NOP	SRA	---
Cycle 4	pipeB	---	SUB	NOP	LD	---

# Assignment 4: Hazard Detection - Flushing

- If the branch at either instructions at MEM stage was mispredicted, the instructions at ID, EX must be flushed.

# Assignment 4: Example Graph

Number of Cycles of Different Workloads Simulated on Different CPU Designs



y-axis should have the unit of data

# Assignment 4: Graphs

- Graphs should be easy to interpret
  - Labels/Units on both x-axis and y-axis
  - Question 1: the y-axis should be IPC
  - Question 2: the y-axis should be time (in seconds)

# Cache System

general ideas;

- Every cache block must have all information to identify to which address

the data in a cache block belongs to.

→ every cache block has a tag (contain part of address) associated with it

→ the index of the cache block indicates on which row the cache block is

→ the offset indicates where the data is in a cache block.

Address 

TAG	INDEX	OFFSET
-----	-------	--------

A cache block w/ tag

TAG	Cache-block-K
-----	---------------



# Cache System

## Direct-mapped cache

TAG	cache-block-0	row 0
TAG	cache-block-1	row 1
...	...	⋮
...	...	⋮
...	...	⋮
TAG	cache-block-K-1	row K-1

1. The index bits are used to select a row  
 → if there are  $K$  cache-blocks, there are  $K$  rows

$$\rightarrow \# \text{ index bits} = \log_2(K)$$

2. Offset bits: where the data is within a block

$$\rightarrow \# \text{ offset bits} = \log_2(\text{block-size in bytes})$$



3. Tag bits: the rest of the address  
 (needed to identify the mem address of the cache block)

$$\# \text{ tag bits} = \text{address size} - \# \text{ offset bits} - \# \text{ index bits}$$

# Cache System

N-way set associative  
(each row has N cache block)

TAG	\$-block	TAG	\$-block	...	TAG	\$-block	row 0
TAG	\$-block	TAG	\$-block	...	TAG	\$-block	row 1
							row $\frac{K}{N}$

\* Assume there are  
K cache blocks.  
→ there are  $\frac{K}{N}$  rows  
→ #index bits =  $\log_2\left(\frac{K}{N}\right)$

• # Offset bits  
=  $\log_2(\text{cache-block-size})$

• # Tag bits  
= address size - #offset-bits  
- #index-bits

$$9 \% 8 = 1$$

# Cache System

Direct - mapped example

TAG	Cache-block-0	64B
TAG	Cache-block-1	64B
TAG	Cache-block-2	64B
	⋮	
	⋮	
	⋮	

block 9

block 2

⋮	
⋮	
⋮	
⋮	
⋮	
⋮	
mem-block-2	(64B)
mem-block-1	(64B)
mem-block-0	(64B)

\* Assume there are 8 cache blocks.

→ memory block  $k$  will go to cache-block- $(k \% 8)$

# Cache System

Direct-mapped cache example  
→  $2^{25}$  bytes

→ Data capacity: 32768 KiB

→ block size: 64B ( $2^6$  bytes)

→ Addr size: 32 bits



offset: (5, 0)

index: (24, 6)

tag: (31, 25)

$$\begin{aligned}\# \text{ cache-blocks} &= \frac{\text{data-capacity}}{\text{block-size}} = \frac{2^{25}}{2^6} = 2^{19}\end{aligned}$$

$$\begin{aligned}\# \text{ index-bits} &= \log_2 (\# \text{ rows}) \\ &= \log_2 (\# \text{ cache-block}) \\ &= \log_2 (2^{19}) = 19\end{aligned}$$

$$\begin{aligned}\# \text{ offset-bits} &= \log_2 (\text{block-size}) \\ &= \log_2 (2^6) = 6\end{aligned}$$

$$\begin{aligned}\# \text{ tag-bits} &= \text{addr-size} - \# \text{ index-bits} \\ &\quad - \# \text{ offset-bits} \\ &= 32 - 19 - 6 = 7\end{aligned}$$

# Cache System

Q4: System A : cache block of 16B  $\rightarrow$  4 bits for offset



0x3214M

[3210 - 321f]

0x31e8M

[31e0 - 31ef]

0x31e8H

[3220 - 322f]

0x3220M

0x31dcM [31d0 - 31df]

System B : cache block of 256B  $\rightarrow$  8 bits for offset



0x3214M

[3200 - 32ff]

0x31e8M

[3100 - 31ff]

0x31e8H

0x3220H

# Cache System