

# 154B Discussion 10

March 15th, 2023

# Outline

- Review topics after the first midterm.
- Materials from last year's
  - [https://github.com/jlpteaching/comparch/tree/main/\\_assets/wq22\\_154B\\_discussions](https://github.com/jlpteaching/comparch/tree/main/_assets/wq22_154B_discussions)

# Topics

- Cache organizations
  - Cache types.
  - Cache parameters.
  - AMAT.
  - AMAT with TLBs.

cache types :

→ fully associative


→ N-way associative

→ direct-mapped

M entries



$\frac{M}{N}$   
rows



N entries



M rows

Address

[Tag | Index | Offset]

# index-bits =  $\log_2$  (#rows)

# offset-bits =  $\log_2$  (block size)

# tag-bits = address size - #index-bits - #offset-bits

# Topics

## - Virtual memory

- Benefits.  $\rightarrow$  process isolation,
- Overheads.  $\rightarrow$  translation cost
- Physical Address / Virtual Address.  $\rightarrow$
- Address translation.
- Paging, page tables, page walking.
- TLB.
- TLB organizations (similar to cache).
- TLB miss penalty.

5 extra  $N$  mem accesses  
where  
 $N$  is the # of levels  
of page tables

TLB  
SATP/CR3  
 $\uparrow$   
address of  
level 1 page table

$$\frac{2 \text{ GiB mem}}{4 \text{ KiB page size}} \rightarrow \frac{2^{31}}{2^{12}} \text{ different pages} \rightarrow 2^{19} \text{ translations}$$

virtual address: [VPN0 | VPN1 | VPN2 | offset]  
physical address: [ PFN | offset]  
translation (VPN0, VPN1, VPN2)  $\rightarrow$  PFN

VPN	PFN

# Topics


Distributed memory




## - Parallel Programming / ~~Parallel Architectures~~.

- Flynn's taxonomy.
- Parallel processing and synchronization problems.
- Cache coherence / False sharing.
- Memory consistency / Sequential consistency.
- Accelerators: GPUs, etc.
- Shared memory / Distributed memory.
- Levels of Parallelism: ILP, DLP, TLP.
- Understanding Amdahl's Law.

shared memory



SISD	SIMD	DLP
MISD	MIMD	TLP + DLP



# Topics

- Security.

# Topics

- This is not exhaustive list of topics covered in the lectures.

# Quiz Review

Week 10 q8

program: 95% kernel + 5% serial  
48-core GPU: speedup kernel 40x  
96-core : 50x

Assume that program takes 1 second to run  
with 1 core.

Kernel: 0.95s

serial: 0.05s

48-core  
Kernel:  $\frac{0.95}{40}$   
Serial: 0.05s

96-core  
Kernel:  $\frac{0.95}{50}$   
Serial: 0.05s

Amdahl's law:  $p$ : portion that  
can be parallelized  
speedup:  $\frac{t_{48-core}}{t_{96-core}}$

$N$ : # computing  
units

max speedup:  
 $\frac{1}{1-p}$

$$(1-p) + \frac{p}{N}$$

Serial

Assume that  
the speedup is  $N \times$



## Quiz Review

$$\text{speedup} = \frac{t_{\text{old}}}{t_{\text{new}}}$$

$$\rightarrow t_{\text{new}} = \frac{t_{\text{old}}}{\text{speedup}}$$

## ~~Quiz Review~~ Cache params

- # ways

- block size:

256 KiB cache used for blocks (not include meta data)


block size 64B

$$\rightarrow \# \text{ entries} = \frac{256 \text{ KiB}}{64 \text{ B}}$$

# ~~Quiz Review~~ AMAT

AMAT 2-level cache

$$= l1\_latency + l1\_miss\_ratio (l2\_latency + l2\_miss\_ratio \times mem\_latency)$$




# Quiz Review

## Paging

virtual address  $[VPN_0 | VPN_1 | VPN_2 | offset]$   
physical address  $[PFN | offset]$

TLB miss



page size : 4KiB,  
2MiB,  
1GiB


entry size = 4 bytes  
 $\# \text{ entries per page table} = \frac{\text{page-size}}{\text{entry size}}$   
 $\# \text{ VPN-bits} = \log_2 (\# \text{ entries})$

$\# \text{ offset bits} = \log_2 (\text{page-size})$

# Quiz Review

Eg. 2-level page table.

## Page Table Data Structure



VPN 0 is used to index level 1 page  
VPN 1 is used to index level 2 page

If a page table is not a last level page table, each entry of the table has an address of the next level page. If a page table is a last level page, each entry contains a translation, i.e. PFN.