

154B Discussion 7

February 25th, 2022

Goals

- Assignment 4.
- Examples of virtual-to-physical memory address translation.

Logistics

- Assignment 4 due date is now on Feb 28th.

Assignment 4: Question 1, 2, and 3

- You can use some multiple of seconds
 - E.g., seconds, milliseconds, microseconds, nanoseconds, picoseconds.

Assignment 4: Question 4 and 5

- qsort and rsort implementations:
 - qsort:
https://github.com/jlpteaching/dinocpu-wq22/blob/main/src/test/resources/c/qsrt/qsrt_main.c#L67
 - rsort:
<https://github.com/jlpteaching/dinocpu-wq22/blob/main/src/test/resources/c/rsort/rsort.c#L32>
 - Disassembled binaries are in *.dump files.

Assignment 4: Question 4 and 5

- Reasons for speedups/slowdowns
 - Instruction-level parallelism.
 - When two instructions can be issued simultaneously.
 - Number of branches/jumps/loads/stores.
 - From previous discussions: branch mispredictions and jumps waste CPU cycles.
 - Loads can stall the pipeline.
 - Branch misprediction rates.
 - From the algorithmic perspective,
 - quicksort vs radixsort: frequency of comparisons.
 - etc.
- You can pick one reason and explain that well for full credits.

Address formats

PPN \rightarrow physical page number

VPN \rightarrow virtual page number

- Physical address
 - [PPN | offset]
- Virtual address
 - [VPN | offset]
- The *offset* parts of a virtual address and its physical address are the same (thus, have the same number of bits).
- So, the translation is essentially mapping a VPN to a PPN.
- Why the offset is preserved?
 - Preserving data locality!



Virtual-to-physical memory address translation

- Translation from a virtual address to the corresponding physical address.
- Translation is required for each memory request from CPU.
 - L1 Cache only works with physical addresses.
- TLB (translation lookaside buffer)
 - Caching the translation,
 - From a virtual address
 - To a physical address and associated metadata.

Virtual-to-physical memory address translation

CPU, making a mem req
↓
having VAddr

↓
query TLB to translate VAddr to PAddr

hit

make a mem req
using PAddr
to L1 Cache

miss

perform
a page table
walk

hit


make a mem req
using PAddr
to L1 Cache

miss

the data
needs to
be allocated


Page table walk

MMU has the PAddr of the first-level page table
(in RISC-V, it's stored to SATP reg; in x86, it's CR3)



Virtual Address : $[VPN | \text{offset}]$ — offset within a data block

VPN $[\text{offset-first-level} | \text{offset-second-level} | \dots | \text{offset-}k^{\text{th}}\text{-level}]$



SATP: Paddr of 1st-level page table
 $\text{data}[\text{SATP} + \text{offset-first-level}] = \text{Paddr of 2}^{\text{nd}}\text{-level}$

$\text{data}[\text{data}[\text{SATP} + \text{offset-1}^{\text{st}}\text{-level}] + \text{offset-2}^{\text{nd}}\text{-level}]$
 $= \text{Paddr of 3}^{\text{rd}}\text{-level}$

→ how many bits for offset bits at each level?

$\# \text{bits}_{\text{lvl } k} = \log_2 (\# \text{ entries at level } k)$

→ recall from OS class : each process has its own vaddr space
 → TLB has to be flushed per switching process

Handwritten: *VPN* *offset*

VA 0:	0x03040004
VA 1:	0x-----
VA 2:	0x-----
VA 3:	0x-----

Virtual address

Virtual page number	Page offset
31	0

Handwritten: *16 bits for page offset*

L2 Index	L1/PTE Index
31	0

Handwritten: *8 bits* *8 bits*

MMU

Base register: 0x7A230000

Handwritten: *VPN* *PPN* *V*

VPN	PPN	V
0x0002	0x8588A	1
0x0301	0x02C72	1
0xABCD	0x741AC	1

Handwritten: *PPN* *offset*

PA 0:	0x02C720004
PA 1:	0x-----
PA 2:	0x-----
PA 3:	0x-----

Physical address

Cache tag	Set index	Block offset
35	0	0

Handwritten: *4* *3* *3* *2*

Cache (4-bytes words)

V	Tag	Word 0	Word 1
1	0x8588A379	71.2	13.9
1	0x8588A400	16.7	56.0
1	0x02C72000	0x2DB007B4	0x00023790
1	0x9A525000	7	8
1	0x9A525000	9	10
1	0xB0BB1000	r l d /O	a b c d
1	0xB79E5000	0x03020010	0.117
0			

Handwritten: *8 bits for offset - 2nd level*
256 entry L2 page table
256 entry L1 page table
64 KB pages
8 bits for offset - 1st level

36 bits PAddr

Page table entry

Physical page number	Valid	Present
21	2	1

Handwritten: *20 bits* *16 bits (= # bits for page offset from VAddr)*

Physical Memory (shown as 4-byte words)

0x813B80000	0x7492B2F4	0x813B8 00
	0xD411F7D4	0x8588A 11
	0x7C32B114	0x9A525 11
	0xFBAB80E4	0xB0BB1 11
	0x280BA0000	a b c d
	0	r l d /O
	0	o _ w o
0x7A2300000	0xD1ACB0000	h e l l
	0xB94E4758	0.117
	0xF9A7F898	0x03020010
	0x57691828	0.153
0x5E1F90000	0x986DFAEC	0x03020008
	0x6336C1BC	0
	0xDEE932A4	0
	0x4368AD88	0
0x417E30000	0x525D7838	0
	0x5E1F9 10	10
	0xB79E5 11	9
	0x02C72 11	8
0x280BA0000	0xAC262 00	7
	0xA445B1F0	1.29
	0x1B58C68	2.8
	0x00023790	13.9
0x02C720000	0x2DB007B4	71.2
		0x8588A3790

↑ 4-way associative, 1 bit for index bits, block-size = 8B

VPN offset

VA 0: 0x	-----
VA 1: 0x	<u>0002</u> <u>3790</u>
VA 2: 0x	-----
VA 3: 0x	-----

Virtual address

Virtual page number	Page offset
---------------------	-------------

31 _____ 0

L2 Index	L1/PTE Index
----------	--------------

31 _____

Page table entry

Physical page number	Valid	Present
----------------------	-------	---------

_____ 2 1 0

Id/st
unit

PPN offset

PA 0: 0x	-----
PA 1: 0x	<u>8588A</u> <u>3790</u>
PA 2: 0x	-----
PA 3: 0x	-----

Physical address

Cache tag	Set index	Block offset
-----------	-----------	--------------

35 _____ 0

SATP MMU

Register: 0x7A2300000

VPN	PPN	V
0x0002	<u>0x8588A</u>	1
0x0301	0x02C72	1
0xABCD	0x741AC	1

2-level page table
256 entry L2 page table
256 entry L1 page table
64 KB pages

Physical Memory (shown as 4-byte words)

0x813B80000	0x7492B2F4	0x813B8	00
	0xD411F7D4	0x8588A	11
	0x7C32B114	0x9A525	11
	0xFBAB80E4	0xB0BB1	11
	0x280BA0000		a b c d
	0		r l d /0
	0		o _ w o
0x7A2300000	0xD1ACB0000	0xB0BB10000	h e l l
	0xB94E4758		0.117
	0xF9A7F898		0x03020010
	0x57691828		0.153
	0x986DFAEC		0x03020008
0x5E1F90000		0xB79E50000	
	0x6336C1BC		0
	0xDEE932A4		0
	0x4368AD88		0
	0x525D7838		0
0x417E30000		0xAC2620000	
	0x5E1F9	10	10
	0xB79E5	11	9
	0x02C72	11	8
	0xAC262	00	7
0x280BA0000		0x9A5250000	
	0xA445B1F0		1.29
	0x1B58C68		2.8
	0x00023790		13.9
0x02C720000	0x2DB007B4	0x8588A3790	71.2

Cache

(4-bytes words)

V	Tag	Word 0	Word 1
1	0x8588A379	<u>71.2</u>	13.9
1	0x8588A400	16.7	56.0
1	0x02C72000	0x2DB007B4	0x00023790
1	0x9A525000	7	8
0			
1	0x9A525000	9	10
1	0xB0BB1000	r l d /0	a b c d
1	0xB79E5000	0x03020010	0.117
0			

VA 0: 0x _____
VA 1: 0x _____
VA 2: 0x 0001 | 0004 _____
VA 3: 0x _____

Virtual page number	Page offset
---------------------	-------------

L2 Index	L1/PTE Index
----------	--------------

SATP MMU TLB miss!

SATP MMU **TLB miss!**
 CR3 register: 0x7A230000

TLB		
VPN	PPN	V
0x0002	0x8588A	1
0x0301	0x02C72	1
0x0001	0x9A525	1
0xABCD	0x741AC	1

2-level page table
256 entry L2 page table
256 entry L1 page table
64 KB pages

PA 0: 0x _____
PA 1: 0x _____
PA 2: 0x 9A525004 _____
PA 3: 0x _____

Cache tag	Set index	Block offset
-----------	-----------	--------------

35 _____ 0

(4-bytes words)

V	Tag	Word 0	Word 1
1	0x8588A379	71.2	13.9
1	0x8588A400	16.7	56.0
1	0x02C72000	0x2DB007B4	0x00023790
1	0x9A525000	7	8
	0x9A525000	9	10
1	0xB0BB1000	r l d /0	a b c d
1	0xB79E5000	0x03020010	0.117
0			

Physical page number	Valid	Present
----------------------	-------	---------

Physical Memory (shown as 4-byte words)

0x7492B2F4	0x813B8	00
0xD411F7D4	0x8588A	11
0x7C32B114	0x9A525	11
0xFBAB80E4	0xB0BB1	11
0x813B80000		
0x280BA0000	a b c d	
0	r l d /0	
0	o _ w o	
0xD1ACB0000	h e l l	
0x7A2300000		
0xB94E4758	0.117	
0xF9A7F898	0x03020010	
0x57691828	0.153	
0x986DFAEC	0x03020008	
0x5E1F90000		
0x6336C1BC	0	
0xDEE932A4	0	
0x4368AD88	0	
0x525D7838	0	
0x417E30000		
0x5E1F9 10	10	
0xB79E5 11	9	
0x02C72 11	8	
0xAC262 00	7	
0x280BA0000		
0xA445B1F0	1.29	
0x1B58C68	2.8	
0x00023790	13.9	
0x2DB007B4	71.2	
0x02C720000		
	0x8588A3790	

VA 0:	0x_____
VA 1:	0x_____
VA 2:	0x_____
VA 3:	0x <u>0301</u> <u>0008</u>

Virtual address

Virtual page number	Page offset
31 _____ 0	
L2 Index	L1/PTE Index
31 _____	

Page table entry

Physical page number	Valid	Present
_____	2 1 0	_____

Id/st unit

VPN offset

PPN offset

PA 0:	0x_____
PA 1:	0x_____
PA 2:	0x_____
PA 3:	0x <u>02C72</u> <u>0008</u>

SATP

MMU

PPR register: 0x7A2300000

VPN	PPN	V
0x0002	0x8588A	1
0x0301	0x02C72	1
0xABCD	0x741AC	1

Physical Memory (shown as 4-byte words)

0x813B80000	0x7492B2F4	0x813B8 00
	0xD411F7D4	0x8588A 11
	0x7C32B114	0x9A525 11
	0xFBAB80E4	0xB0BB1 11
	0x280BA0000	a b c d
	0	r l d /0
	0	o _ w o
0x7A2300000	0xD1ACB0000	h e l l
	0xB94E4758	0.117
	0xF9A7F898	0x03020010
	0x57691828	0.153
0x5E1F90000	0x986DFAEC	0x03020008
	0x6336C1BC	0
	0xDEE932A4	0
	0x4368AD88	0
0x417E30000	0x525D7838	0
	0x5E1F9 10	10
	0xB79E5 11	9
	0x02C72 11	8
0x280BA0000	0xAC262 00	7
	0xA445B1F0	1.29
	0x1B58C68	2.8
	0x00023790	13.9
0x02C720000	0x2DB007B4	71.2

Physical address

Cache tag	Set index	Block offset
35 _____ 0		

2-level page table
256 entry L2 page table
256 entry L1 page table
64 KB pages

cache miss!

Cache

(4-bytes words)

V	Tag	Word 0	Word 1
1	0x8588A379	71.2	13.9
1	0x8588A400	16.7	56.0
1	0x02C72000	0x2DB007B4	0x00023790
1	0x9A525000	7	8
1	0x9A525000	9	10
1	0xB0BB1000	r l d /0	a b c d
1	0xB79E5000	0x03020010	0.117
0	0x02C720008	0x1B58C68	0xA445B1F0

why 0x02C720008 goes to this row? recall index bit!

*word 2
word 0*

