Parallel Memory Systems (cont.)

March 6th, 2023


Outline

- Synchronization problem in shared memory.


Communication in shared memory

- Software synchronization primitives
 - Barrier: a point where **all** threads must arrive to before proceeding.
 - Semaphore:
 - Waiting room for sharing multiple of the same resource.
 - Allowing the next thread to be notified when one of the threads using the resource released the resource.
 - Mechanism: the thread wanting to access the resource send the signal saying that it
 wants to use the resource, and then waiting for the resource via a waiting mechanism.
 The thread will be notified when the semaphore allows it to access the resource.
 - Mutex:
 - Holding a binary status of a lock: acquired or not acquired.
 - Used to guarantee that, at most one thread can a lock at a time.
- Note: waiting mechanisms: spin-waiting, sleeping, etc.

Setup




Example: Barrier



- Main idea: all threads must reach the same execution point before proceeding.
- Software multithreading Reminders
 - Software threads spawned from one thread sharing many things, including instructions, heap, address space.
 - Sharing instructions: All threads execute the same code! Thus, they can reach the same execution point.
 - Sharing heap: All threads can access any thing in the heap!
 - Software threads do not share architectural states (PC, registers, etc.) This means different threads can be at different PCs in the same cycle.

Barrier: Implementation 1

- Compilers are smart: they just optimize our intention to spin-wait away!
 - Dead-code elimination: the spin wait does not change the state of the program (in this context)



Barrier: Implementation 1 Problems

> compiler doesn't know that "arrived" can be updated not by this thread.

Barrier: Implementation 2 - adding the "volatile" keyword

- Adding the "volatile" keyword to a variable forces compilers to generate code such that,
 - Per operation, the variable will be loaded from memory before the operation.
 - Without the keyword, if the value of variable was loaded to a register before, the value in that register will be reused.

Volatile

load then operation


non-volatile

com reuse val in register

Barrier: Implementation 2 - adding the "volatile" keyword

```
C++ source #1 Ø X
                                                                                RISC-V rv32gc clang (trunk) (Editor #1) Ø X
A ▼ B Save/Load + Add new... ▼ Vim P CppInsights A Quick-bench
                                                             @ C++
                                                                                RISC-V rv32gc clang (trunk) ▼
                                                                                                          -O1 -march=rv32i
      #include <cstdint>
                                                                                A ▼ Output... ▼ Filter... ▼ Elibraries + Add new... ▼ Add tool... ▼
                                                                                      barrier(unsigned int, unsigned int volatile*):
                                                                                                                                                                      # @ba
                                                                                                        a2, 0(a1)
      const uint32 t num threads = 2;
                                                                                   2
                                                                                                        a2, a2, 1
      int barrier(uint32 t thread id, volatile uint32 t* arrived) {
           *arrived+=1;
                                                                                                                    a 2 = num - "Wrend
          while (*arrived < num threads); // spin wait
                                                                                                                                   # =>This Inner Loop Header: Depth=1
                                                                                      .LBB0 1:
                                                                                                        a3, 0(a1) 93 = arrived
          if (thread id == 0)
                                                                                                        a3, a2, <u>.LBB0_1</u> 013 < a7_
               *arrived = 0:
                                                                                               bltu
 10
          return 0:
                                                                                                        a0, .LBB0 4
                                                                                               begz
 11
                                                                                  10
                                                                                               li.
                                                                                                        a0, 0
 12
                                                                                  11
                                                                                               ret
 13
                                                                                  12
                                                                                      .LBB0 4:
 14
                                                                                 13
                                                                                                        zero, 0(al)
 15
                                                                                  14
                                                                                               li.
                                                                                                        a0, 0
 16
                                                                                  15
                                                                                               ret
```

Barrier: Implementation 2 Problems




Barrier: Implementation 2 Problems

- There is no guarantee when an instruction of one thread will be executed relative to any other threads!

Barrier: Implementation 3 - Atomic access to a variable

- *arrived+=1 consists of loading the value, incrementing the value, and storing the value.
- atomic primitives guarantee that only one thread has access to arrived when the above three operations being executed.
- Main take away: programmers must explicitly specify which variables are racy.




Barrier: Implementation 3 - Atomic access to a variable

- Side note: RISC-V supports such an operation in a more elegant way. Next lectures will covers the use of memory fences.

```
C++ source #1 0 X
                                                                            RISC-V rv32gc clang (trunk) (Editor #1) / X
A ▼ B Save/Load + Add new... ▼ Vim P Copplnsights A Quick-bench
                                                          @ C++
                                                                            #include <cstdint>
                                                                            A ▼ Output... ▼ Filter... ▼ Elibraries + Add new... ▼ Add tool... ▼
      #include <atomic>
                                                                                  barrier(unsigned int, std::atomic<unsig
                                                                                           1i
                                                                                                    a2, 1
      const uint32 t num threads = 2;
                                                                                           amoadd.w.aqrl
                                                                                                            a2, a2, (a1)
  5
                                                                                           1i
                                                                                                    a2, 2
      int barrier(uint32 t thread id, std::atomic<uint32 t>* arrived)
                                                                                   .LBB0 1:
          *arrived+=1;
                                                                                           fence
                                                                                                    rw, rw
          while (*arrived < num threads); // spin wait
                                                                                           lw
                                                                                                    a3, 0(a1)
          if (thread id == 0)
                                                                                           fence
                                                                                                   r, rw
              *arrived = 0;
                                                                                                    a3, a2, .LBB0 1
 10
                                                                                           bltu
 11
          return 0:
                                                                              10
                                                                                           begz
                                                                                                    a0, .LBB0 4
 12
                                                                              11
                                                                                           li
                                                                                                    a0, 0
 13
                                                                              12
                                                                                           ret
 14
                                                                              13
                                                                                   .LBB0 4:
 15
                                                                              14
                                                                                           fence
                                                                                                    rw, w
 16
                                                                              15
                                                                                                    zero, 0(al)
 17
                                                                              16
                                                                                           1i
                                                                                                    a0, 0
                                                                              17
 18
                                                                                           ret
 19
```

Setup - Adding private caches



Implementation 3

Simplified version of implementation 3

```
C++ source #1 Ø X
                                                                                  C++ source #2 Ø X
A ▼ B Save/Load + Add new... ▼ Vim P CppInsights A Quick-bench
                                                                                   A ▼ 🖬 Save/Load + Add new... ▼ Vim 🔑 CppInsights 📌 Quick-bench
                                                                @ C++
      #include <cstdint>
                                                                                        Inst 1: load/increment/store arrived
      #include <atomic>
                                                                                        Inst 2: load arrived
                                                                                        Inst 3: arrived < num threads ? True -> jump to Inst 2
   3
      const uint32 t num threads = 4;
                                                                                     4 Inst 4: ...
   5
      int barrier(uint32 t thread id, std::atomic<uint32 t>* arrived) {
          *arrived+=1;
          while (*arrived < num threads); // spin wait
          if (thread id == 0)
               *arrived = 0;
 10
 11
          return 0;
 12
```

Problem with multiple caches

Thread 1:

tul. load-add-store arrived


+2

- load arrived
- 3. spin-wait

Thread 2:

- load-add-store arrived
- 2. load arrived

3. spin-wait



Problem with multiple caches

