Midterm Review

February 6th, 2023

Quizzes

- Some of quiz questions were discussed 154B discussion sessions.

  https://jlpteaching.github.io/comparch/img/154B_discussions/154B-discussion-2.pdf#page=15

 https://jlpteaching.github.io/comparch/img/154B_discussions/154B-discussion-3.pdf#page=23

  https://jlpteaching.github.io/comparch/img/154B_discussions/154B-discussion-4.pdf#page=16

Textbook's / DINO Pipelined CPU

- 5 stages:
  - Instruction Fetch (IF)
  - Instruction Decode (ID)
  - Execute (EX)
  - Memory (MEM)
  - Writeback (WB)
- Each stage only handles one instruction at a time.
- All instructions must go through all stages, unless they are flushed.

Textbook's / DINO Pipelined CPU

- https://jlpteaching.github.io/comparch/img/dinocpu/pipelined.svg

Pipelined DINO CPU

Textbook's / DINO Pipelined CPU

- What stage does what?
    - IF: fetches instruction according to the PC register.
    - ID: decodes an instruction, fetches values of registers from the register file, generates the immediate value.
    - EX:
        - Memory instructions: calculates the effective address.
        - Branch/Jump: calculates the next pc (the result of nextpc is only available to use in Memory stage).
        - Arithmetic instructions (R-types, I-types): calculates the result of instruction.
    - MEM:
        - Memory instructions: access data memory.
    - WB:
        - Writes the result back to the register file.

Control Transfer Instructions

- Control transfer instructions
  - Branch instructions in RISC-V: BEQ, BNE, BLT, BGE, BLTU, BGEU (B prefix)
  - Jump instructions in RISC-V: JAL, JALR (J prefix)
- Branch instruction outcome is dependent on the value of registers.
- Jump instruction outcome is always taken.

Control Transfer Instructions in Pipelined CPU

- Branch/Jump instruction causes Control hazards in pipelined CPUs because they alternate the next PC to values other than PC+4.
- Without branch predictor, the pipeline has to be stalled until the control transfer instruction reaches the Memory stage.

Branch Predictor in Pipelined CPU

- Predict the branch outcome (taken or not taken) as well as the branch target (the nextpc) of all branch/jump instructions.
- Branch prediction is performed at the control transfer instruction's Decode stage.
- The actual outcome of the branch is known at the control transfer instruction's Memory stage.
- If the prediction is correct, no flush happens.
- If the prediction is incorrect, the instructions at Execute, Decode, Fetch stages are not supposed to be in the pipeline. They should be flushed.
- Flush: replacing an instruction with a NOP.
- NOP: an instruction that does nothing.

Example: Pipelined CPU without a Branch Predictor

0x10 + 0x14 = 0x24

Cycle		1	2	3	4	5	6	7	8	9	10	11
PC=0x10 bne t1, t2, 0x14		IF	ID	EX	MEM	WB						
PC=0x14 add t5, t3, t4			IF	IF	IF							
PC=0x18 xor t6, t3, t4												
PC=0x1c sub t1, t2, t3												
PC=0x20 and t2, t3, t3												
PC=0x24 or t4, t1, t6					IF	ID	EX	MEM	WB			
PC=0x28 mul t1, t2, t3						IF	ID	EX	MEM	WB		

Example: Pipelined CPU with a Branch Predictor

branch ~~not~~ taken

Cycle		1	2	3	4	5	6	7	8	9	10	11
PC=0x10 bne t1, t2, 0x14		IF	ID	EX	MEM	WB						
PC=0x14 add t5, t3, t4			IF	ID	EX	*Flushed*						
PC=0x18 xor t6, t3, t4				IF	ID	*Flushed*						
PC=0x1c sub t1, t2, t3					IF	*Flushed*						
PC=0x20 and t2, t3, t3												
PC=0x24 or t4, t1, t6						IF	ID	EX	MEM	WB		
PC=0x28 mul t1, t2, t3							IF	ID	EX	MEM	WB	

Example: Pipeline-centric view of instructions

```
Cycle

PC=0x10 bne t1, t2, 0x14

PC=0x14 add t5, t3, t4

PC=0x18 xor t6, t3, t4

PC=0x1c sub t1, t2, t3

PC=0x20 and t2, t3, t3

PC=0x24 or  t4, t1, t6

PC=0x28 mul t1, t2, t3
```

```
        | IF | ID | EX | MEM| WB |
Cycle=1 | bne|----|----|----|----|
Cycle=2 | add| bne|----|----|----|
Cycle=3 | xor| add| bne|----|----|
Cycle=4 | sub| xor| add| bne|----|
Cycle=5 |  or| nop| nop| nop| bne|
```

2-bit saturating counter

Predict Taken — **Strongly Taken** ⟶ Misprediction ⟶ Predict Taken — **Weakly Taken** ⟶ Misprediction ⟶ Predict Not Taken — **Weakly Not Taken** ⟶ ✓ ⟶ Predict Not Taken — **Strongly Not Taken**

✓ : correct prediction

Data Hazards

- Data dependencies *among registers*.
- RAW: read-after-write (true dependency), mitigation: forwarding/stalling
- WAR: write-after-read (anti dependency), mitigation: reg-renaming/stalling
- WAW: write-after-write (anti dependency), mitigation: reg-renaming/stalling

reg-
naming

Data Hazards

- In the 5-stage pipeline, we also have load-to-use hazard.
    - The value loaded from memory is not available to use until the write stage.
    - The next instruction reads the loaded value.
    - Mitigation: inserting a bubble after the load instruction.

```
Cycle                      |  1|  2|  3|  4|  5|  6|  7|
inst 1: ld t0, 0x400(t1) | IF| ID| EX|MEM| WB|   |   |
                                                ↓ forwarding
inst 2: add t2, t0, t3   |   | IF| ID| ID| EX|MEM| WB|
                                        IF  ID  EX
```

Data Hazards: Dynamic Data Dependency

- Assume a pipeline that performs effective address and memory access all in Execute stage. Assume that the order of execution in the Execute stage is out-of-order.
- Each memory instruction requires calculating effective address before accessing memory.
- We can issue a memory instruction to the Execute stage if we issue the instruction and following conditions do not occur in the Execute stage,
    - There's a pair of a store instruction and another memory instruction (load/store) that we don't know whether their effective addresses align.
    - Essentially, we are avoiding RAW, WAR, WAW hazards when accessing memory.

Data Hazards: Dynamic Data Dependency

- Address alignment:
  - Part of load/store regions overlap.

loading from address range

R[t1] + 0x400 to R[t1]+0x407

can be overlapped

load 8-byte value

Cannot be executed at the same time

ld   x8,   0x400 (t1)

store 8-byte value

storing to address range

sd   x8,   0x400 (t2)

R[t2] + 0x400 to R[t2]+0x407

loading from address range

can be executed at the same time

ld   x8,   0x400 (t1)

R[t1] + 0x400 to R[t1]+0x407

always no overlapping ranges

sd   x8,   0x500 (t1)

storing to address range

R[t1] + 0x500 to R[t1]+0x507

Forwarding

- In 5-stage pipeline:
    - Forward from MEM to EX stage.
    - Forward from WB to ~~MEM stage~~ EX stage.
    - Note: There's **no** forwarding from WB stage to MEM stage.
    - Have to stall if there's no forwarding mechanism.

_ There's no intra - stage forwarding unless specified otherwise.

Quizzes   RISC-V instruction formats: rd: destination register
rs1, rs2: source registers
imm: immediate

Arithmetics: (R-types, I-types, LUI, AUIPC):

(R) add / or / ...   rd, rs1, rs2   lui / auipc   rd, imm

(I) addi / ori / ...   rd, rs1, imm

Jumps / Branches : (J-types, B-types) Branches: blt rs1, rs2, imm

Jumps: jal rd, imm

        jalr rd, rs1, imm

Memory (Loads / Stores)   loads → ld, lw, lh, lb | ld rd, imm(rs1)
stores → sd, sw, sh, sb | sd rs2, imm(rs1)

→ Store insts do not write to reg

Quizzes

samples	geomean	arth mean
$\alpha, 4\alpha$	2α	2.5α
$\alpha, \frac{1}{4}\alpha$	$\frac{1}{2}\alpha$	0.625α

e.g. average speed up

$2x$ $2x$

α 2α 4α

$0.5x$ $0.5x$

$\frac{1}{4}\alpha$ $\frac{1}{2}\alpha$ α