
PART-1 SHA-256

WAVEFORM



The initial hash values are updated and the new hash values from the SHA-256 module can be seen in the simulation window. At the end of the simulation, done signal is high (after the WRITE state).

Total Cycles required and Comparison of Hash Values

Maximum Frequency of operation.

Area utilized

```
; Analysis & Synthesis Summary
49
    ; Analysis & Synthesis Status ; Successful - Thu Mar 10 19:11:52 2022
    ; Quartus Prime Version
                                               ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition
                                               ; simplified_sha256
; simplified_sha256
     ; Revision Name
    ; Top-level Entity Name
    ; Family
                                               ; Arria II GX
    ; Logic utilization
; Combinational ALUTs
                                                ; N/A
                                                ; 2,422
                                                ; 0
            Memory ALUTs
                                                ; 2,128
            Dedicated logic registers
    ; Total registers
; Total pins
; Total virtual pins
                                                ; 2128
61
                                                ; 0
    ; Total block memory bits
; DSP block 18-bit elements
                                                ; 0
      Total GXB Receiver Channel PCS
                                                  0
     ; Total GXB Receiver Channel PMA ; ; Total GXB Transmitter Channel PCS ;
65
                                                  0
      Total GXB Transmitter Channel PMA;
                                                   0
68
      Total PLLs
                                                   0
    ; Total DLLs
                                                ; 0
```

Part- 1 of the project is generating new hash value using K constant and original 32bit word in the messages. We have generalized the number of blocks calculation for different length of messages, although given inputs has fixed word lengths of 640. Every input message is multiple of 512 bits and hence they are divided into blocks depending on padding.

Summary:

Firstly, the RTL includes four functions; one is <code>determine_num_blocks</code>, <code>sha256_op</code>, <code>wt and rightrotate</code>
The <code>determine_num_blocks</code> calculate the number of Mn. The rightrotate function is used to calculate SO and S1 in the <code>sha256_op</code> and wt, which gets the required Hash value. The <code>sha256_result</code> signal holds the final value and are assigned combinationally.

Now the simplified_SHA RTL is modelled as 6 state FSM design i.e.


- a. IDLE → When start =1, all initial hash values [H0...H7] and [a...h] are equal. current address value is set to message address (read location). Offset increments each cycle util all 20 message words are read (write enable is set to 0). Now, FSM will move to READ state. (Note: at the end done is high if the state is IDLE).
- b. READ → In Read state, message words are fetched form the memory until all words are read. Offset value is incremented when a new word is read from the memory. FSM moves to READ_DELAY state when all message words have been read from the memory.
- c. READ_DELAY \rightarrow In the READ_DELAY state, 21ST word in the message is assigned 1 (at MSB location) as a partition in actual message and 0s are padded. message length is also padded (31st and 32nd words) and the state is changed to BLOCK state. Now, we have both M₀ and M₁ ready for SHA256 calculation.
- d. BLOCK→ We have optimized the number of w[m] used to 16 registers. Each 512-bit message block is loaded into w[m]. FSM state now changes to COMPUTE as we have the data to be hashed ready. FSM reaches BLOCK state after 64 iterations in COMPUTE state are completed. We check if all the 512-bit message blocks have been processed or any remain. If all blocks are processed, then the FSM moved to WRITE state. Otherwise, w[m] registers are loaded with the next 512-bit message block; FSM moves again to COMPUTE state.
- e. COMPUTE → In COMPUTE state, sha256_op function is run for 64 iterations. The w[15] block is loaded with the result from the wt function. Data in each w[m] register is left shifted to w[m-1] location. This allows us to use fewer registers to save area. Tstep variable tracks the number of iterations. After 64 iterations are complete: new message digest is calculated by adding the initial hash values [h0-h7] used in current iteration, and the a-h values calculated after 64 iterations of sha256_op function. FSM now moves back to BLOCK state.
- f. WRITE→ Here the sha256 result calculated after processing all 512-bit message blocks is loaded back into the memory. Offset variable is incremented after each memory write. Once offset reaches value of 8 (i.e., when all computed hash values are loaded into memory), FSM moves back to IDLE state. The module is now ready to process the next message block from memory.

FSM TRANSITION DIAGRAM FROM QUARTUS.



PART - 2 BITCOIN HASH

Waveform:



The hexadecimal output values of Bitcoin module and the correct hash values are written into the memory when the done signal is 1 at end of the Write state.

Total Cycles required and Comparison of Hash Values

Maximum Frequency of operation.

Area utilized

Part-2 – The simplified_sha256 module designed in Part-1 is re-used after doing the following modifications:

- a. READ, READ DELAY, WRITE states from FSM are removed
- b. COMPLETE state has been added FSM reaches this state after 64 iterations of sha256_op
- New ports in, switch have been added to support the below feature:
 When switch=0, initial hash values loaded are same as that in Part-1
 When switch=1, hash values present on the in port are loaded into the design

Now the bitcoin_hash RTL is modelled as 10 state FSM design i.e.

- a. IDLE → When start =1, current address value is set to message address (read location). Offset, Start_int, switch is set to 0 AND each cycle until all 20 message words are read (write enable is set to 0). Now, FSM will move to READ state. (Note: at the end done is high if the state is IDLE).
- b. READ \rightarrow In read state, the read location memory is written to message until offset 20 (), and offset is Incremented and state is transitioned to READ_DELAY.
- c. READ_DELAY → In Read Delay state, we are loading from 21st to 32nd word of message similar to part 1. FSM moves to Phase 1 State.
- d. PHASE_1 → Here the SHA_256 operation is done on 1ST 512 BITS of message block. Start signal is given to 1 SHA instance. FSM State moves to WAIT_PHASE1
- e. WAIT_PHASE1 → FSM waits for SHA instance to completes its operations. Once its complete, **w0 -w15** are loaded with remaining message words, nonces, Padding and message size. FSM moves to PHASE_2.
- f. PHASE_2 → Here 16 SHA instances are triggered parallelly, and Hash value generated from PHASE_1 is provided as seed for PHASE_2 COMPUTATION. FSM moves to WAIT_PHASE_2 state.
- g. WAIT_PHASE_2 → FSM waits for 16 SHA instances to completes their operations, once its complete w0 w15 are loaded with the Hash Values generated from phase_2 computation. FSM moves to Phase_3 State.
- h. PHASE_3 → Here 16 SHA instances triggered parallelly, and initial Hash values are same as Phase_1. FSM moves to WAIT_PHASE_3 state.
- i. WAIT_PHASE_3 → FSM waits for 16 SHA instances to completes their operations, once its done FSM moves to WRITE state.
- j. WRITE → The HASH values computed from Phase_3 are loaded to Memory. Offset variable tracks number of memory writes. Once done FSM moves to Complete State.
- k. COMPLETE → done is set to High to Indicate completion of all Steps. FSM moves to IDLE state and is ready to process Next Message.

FSM TRANSITION DIAGRAM FROM QUARTUS.

