My first program on D flip flop

```
// code for dff
module Dff(input d,input clk,output reg q);
  always @(posedge clk) // note: lines whithin the always block are executed sequententialy
  begin
  q<=d;
  end
endmodule
// code ends
```

REGISTER

D flip flop as we all know is a one bit storage device and its used to model sequential circuits.

Few d flip flops can be used as an array to create a register. Well u can directly use the data type "reg" but i provide this code as its explains the use of structural coding. You can alter the size of the register to increase the size for the code below

```
//code for module reg4(input [3:0] d,input clk,output [3:0] q);

Dff r1(d[0],clk,q[0]); // this process of calling a module is called instantiating Dff r2(d[1],clk,q[1]);

Dff r3(d[2],clk,q[2]);

Dff r4(d[3],clk,q[3]);
endmodule

// code ends
```

Traffic light controller using task

```
// code foe traffic light controller
module traffic_lights;
reg clock, red, amber, green;
parameter on = 1, off = 0, red_tics = 30,
amber_tics = 3, green_tics = 20;
initial red = off;
initial amber = off;
initial green = off;
always begin // sequence to control the lights.
red = on; // turn red light on
light(red, red_tics); // and wait.
```

```
green = on; // turn green light on
light(green, green_tics); // and wait.
amber = on; // turn amber light on
light(amber, amber_tics); // and wait.
end
// task to wait for tics positive edge clocks
// before turning color light off.
task light;
output color;
input [31:0] tics;
begin
repeat (tics) @ (posedge clock);
color = off; // turn light off.
end
endtask
always begin // waveform for the clock.
#10 clock = 0;
#10 clock = 1;
end
endmodule // traffic_lights.
// code ends
```

32 bit booth multiplier

```
module mul32(x,y,z);
  input signed[31:0] x;
  input signed[31:0] y;
  output signed [63:0] z;
reg signed[63:0] z;
reg [1:0] temp;
reg e;
reg [31:0] y1;
integer i;
always@(x,y)
begin
e=1'd0;
z=64'd0;
for(i=0;i<32 data-blogger-escaped-i="i+1)&lt;/font"&gt;
 begin
temp={x[i],e};
y1=-y;
```

```
case(temp)
2'd2:z[63:32]=z[63:32]+y1;
2'd1:z[63:32]=z[63:32]+y;
default:begin
end

endcase
z=z & amp;gt;& amp;gt;1;
z[63]=z[62];
e=x[i];
end
if(y==32'd2147483648)
z=-z;
end
endmodule
```

32 bit carry look ahead adder

```
// code starts here
module cla32( d1,d2,clk,cin,sum,cout);
  input [31:0] d1;
  input [31:0] d2;
  input clk;
  input cin;
  output cout;
  output [31:0] sum;
 wire c0,c1,c2,c3,c4,c5,c6;
 reg [31:0] b;
 always@(posedge clk)
 begin
  if(cin==1)
 b\<=-d2-1;
 else
 b<=d2;
 end
cla4 n1(d1[3:0],b[3:0],clk,cin,sum[3:0],c0);
cla4 n2(d1[7:4],b[7:4],clk,c0,sum[7:4],c1);
cla4 n3(d1[11:8],b[11:8],clk,c1,sum[11:8],c2);
cla4 n4(d1[15:12],b[15:12],clk,c2,sum[15:12],c3);
cla4 n5(d1[19:16],b[19:16],clk,c3,sum[19:16],c4);
cla4 n6(d1[23:20],b[23:20],clk,c4,sum[23:20],c5);
```

```
cla4 n7(d1[27:24],b[27:24],clk,c5,sum[27:24],c6);
cla4 n8(d1[31:28],b[31:28],clk,c6,sum[31:28],cout);
endmodule
//clad 4 module
module cla4(a,b,cin,s,cout);
input[3:0] a,b;
input cin;
output cout;
output[3:0] s;
wire[3:0] g,p;
wire[13:0] z;
xor21 x1 (.a1(a[0]),.a2(b[0]),.z(p[0]));
and21 x2 (.a1(a[0]),.a2(b[0]),.z(g[0]));
xor21 x3 (.a1(a[1]),.a2(b[1]),.z(p[1]));
and21 x4 (.a1(a[1]),.a2(b[1]),.z(g[1]));
xor21 x5 (.a1(a[2]),.a2(b[2]),.z(p[2]));
and21 x6 (.a1(a[2]),.a2(b[2]),.z(g[2]));
xor21 x7 (.a1(a[3]),.a2(b[3]),.z(p[3]));
and21 x8 (.a1(a[3]),.a2(b[3]),.z(g[3]));
xor21 x9 (.a1(cin),.a2(p[0]),.z(s[0]));
and21 x10 (.a1(cin),.a2(p[0]),.z(z[0]));
or21 x11 (.a1(z[0]),.a2(g[0]),.z(z[1]));
xor21 x12 (.a1(z[1]),.a2(p[1]),.z(s[1]));
and31 x13 (.a1(cin),.a2(p[0]),.a3(p[1]),.z(z[2]));
and21 x14 (.a1(g[0]),.a2(p[1]),.z(z[3]));
or31 x15 (.a1(z[2]),.a2(z[3]),.a3(g[1]),.z(z[4]));
xor21 x16 (.a1(z[4]),.a2(p[2]),.z(s[2]));
and41 x17 (.a1(cin),.a2(p[0]),.a3(p[1]),.a4(p[2]),.z(z[5]));
and31 x18 (.a1(g[0]),.a2(p[1]),.a3(p[2]),.z(z[6]));
and21 x19 (.a1(g[1]),.a2(p[2]),.z(z[7]));
or41 x20 (.a1(z[5]),.a2(z[6]),.a3(z[7]),.a4(g[2]),.z(z[8]));
xor21 x21 (.a1(z[8]),.a2(p[3]),.z(s[3]));
and41 x22 (.a1(cin),.a2(p[0]),.a3(p[1]),.a4(p[2]),.z(z[9]));
and31 x23 (.a1(g[0]),.a2(p[1]),.a3(p[2]),.z(z[10]));
and21 x24 (.a1(g[1]),.a2(p[2]),.z(z[11]));
or41 x25 (.a1(z[9]),.a2(z[10]),.a3(z[11]),.a4(g[2]),.z(z[12]));
and21 x26 (.a1(z[12]),.a2(p[3]),.z(z[13]));
```

```
or21 x27 (.a1(z[13]),.a2(g[3]),.z(cout));
endmodule
//xor
module xor21(a1,a2,z);
input a1,a2; output z;
reg z;
always@(a1,a2)
begin
z<=a1 ^ a2;
end
endmodule
//and
module and21(
a1,
a2,
Z
  );
input a1;
input a2;
output z;
assign z=a1&a2;
endmodule
//or
module or21(a1,a2,z);
input a1,a2; output z;
reg z;
always@(a1,a2)
begin
z<=a1 | a2;
end
endmodule
module or31(a1,a2,a3,z);
input a1,a2,a3; output z;
reg z;
always@(a1,a2,a3)
begin
z<=a1 | a2 | a3;
end
```

endmodule

```
module or41(a1,a2,a3,a4,z);
input a1,a2,a3,a4; output z;
reg z;
always@(a1,a2,a3,a4)
begin
z<=a1 | a2 | a3 | a4;
end
endmodule
//code ends here
```

DSP Butterfly unit

```
//code starts here
module butterfly(
ar,
ai,
// ar+jai is the first number
br,
bi,
// br+jbi is the second number
wr,
wi,
// wr+jwi is the twiddle factor
z1r,
z1i,
z2r,
z2i,
clk,
z1r_c,
z1i_c,
z2r_c,
z2i_c
 );
input [31:0]ar,ai,br,bi;
input [32:0]wr,wi;
input clk;
```

```
output[31:0]z1r,z1i,z2r,z2i,z1r_c,z1i_c,z2r_c,z2i_c;
wire [31:0] x1,x2,x3,x4,z_t_i,z_t_i_c,z_t_r,z_t_r_c;
// multliper stage-4
mul32 s1(br,wr,x1);
mul32 s2(bi,wi,x2);
mul32 s3(br,wi,x3);
mul32 s4(bi,wr,x4);
//adder stage-6
cla32 s5(x3,x4,clk,0,z_t_i,z_t_i_c);//temp2
cla32 s6(x1,x2,clk,1,z_t_r,z_t_r_c);//temp1
cla32 s7(z_t_r,ar,clk,0,z1r,z1r_c);
cla32 s8(z_t_i,ai,clk,0,z1i,z1i_c);
cla32 s9(ar,z_t_r,clk,1,z2r,z2r_c);
cla32 s10(ai,z_t_i,clk,1,z2i,z2i_c);
endmodule
// code ends here
                                        HALF ADDER
module
halfadder(a,b,sum,carry);
input a,b;
output sum, carry;
wire sum, carry;
assign sum = a^b; // sum bit
assign carry = (a&b);
```

FULL ADDER

```
module fulladder(a,b,c,sum,carry);
input a,b,c;
output sum,carry;
```

//carry bit endmodule

```
wire sum,carry;
assign sum=a^b^c; // sum bit
assign carry=((a&b) | (b&c) | (a&c)); //carry bit
endmodule
```

JK FLIP FLOP


```
`define TICK #2 //Flip-flop time delay 2 units
module jkflop(j,k,clk,rst,q);
input j,k,clk,rst;
output q;
reg q;
always @(posedge clk)begin
if(j==1 & amp; amp; k==1 & amp; amp; rst==0)begin
q & amp;lt;=`TICK ~q; //Toggles
end
else if(j==1 & amp;amp; k==0 & amp;amp; rst==0)begin
q & amp;lt;= TICK 1; //Set
end
else if(j==0 & amp; amp; k==1)begin
q & amp;lt;= `TICK 0; //Cleared
end
end
always @(posedge rst)begin
q & amp;lt;= 0; //The reset normally has negligible delay and hence ignored.
end
```

endmodule

VEDIC MULTIPLIER

Indians have always proved that it has a great history of great mathematicians. Vedic maths is one of the discovery of Indians. One i read one such algorithm i decided to code one such algorithm and check for its speed and compare it with normal conventional multipliers. Here is a code for a 2 bit vedic multiplier

```
// Module Name: vedic_2_x_2
// Target Devices: spartan 6
// Tool versions: Xilinx 13.3
module vedic_2_x_2(
a,
b,
c
  );
input [1:0]a;// first input
input [1:0]b;// second input
output [3:0]c;// output
wire [3:0]c;
wire [3:0]temp;
// four multiplication operation of bits according to vedic logic
assign c[0]=a[0]&b[0];
assign temp[0]=a[1]&b[0];
assign temp[1]=a[0]&b[1];
assign temp[2]=a[1]&b[1];
// using two half adders
ha z1(temp[0],temp[1],c[1],temp[3]);
ha z2(temp[2],temp[3],c[2],c[3]);
endmodule
//code for Half adder
module ha(a, b, sum, carry);
// a and b are inputs
input a;
input b;
output sum;
output carry;
assign carry=a&b;
assign sum=a^b;
endmodule
// code ends
The above algorithm is according to the URDHVA TIRYAKBHYAM SUTRA. Here
is a image illustrating the algorithm
```



2:4 decoder

```
// code starts here
module dec2_4 (a,b,en,y0,y1,y2,y3)
input a, b, en;
output y0,y1,y2,y3;
assign y0= (~a) & pamp; amp; (~b) & pamp; amp; en;
assign y1= (~a) & pamp; amp; b & pamp; amp; en;
assign y2= a & pamp; amp; (~b) & pamp; en;
assign y3= a & pamp; amp; b & pamp; en;
end module
// code
```

ends

8:3 encoder with priority

//code starts here

```
module enc8_3 (I, en, y, v);
input [7:0]I;
input en;
output v;
output [2:0]y;
sig y; sig v;
always @ (en, I)
begin
if(en==0)
```

```
v=0;
 else
    v=1;
end
if (I[7] = 1 \& amp; amp; en = 1)
                                           y=3'b111;
else if (I[6]==1 \& amp; amp; en==1)
                                          y=3'b110;
                                          y=3'b101;
else if (I[5]==1 \& amp; amp; en==1)
else if (I[4]==1 \& amp; amp; en==1)
                                          y=3'b100;
else if (I[3]==1 \& amp; amp; en==1)
                                          y=3'b011;
else if (I[2]==1 \& amp; amp; en==1)
                                          y=3'b010;
else if ( I[1]==1 & amp; amp; en==1)
                                          y=3'b001;
else if (I[0]==1 & en==1)
                                          y=3'b000;
else y=3'b000;
 end
 endmodule
// code ends here
```

8 TO 1 MULTIPLEXER

//code starts here

```
module mux8_1
input [7:0]I;
output [2:0]S;
output y;
input en;
reg y;
always @(en,S,I,y);
begin
 if (en = =1)
 begin
if (s = 000 \text{ y} = I[0];
else if (s==001) y=I[1];
else if (s==001) y=I[2];
else if (s==001) y=I[3];
else if (s==001) y=I[4];
else if (s==001) y=I[5];
else if (s==001) y=I[6];
else if (s==001) y=I[7];
end
else y=0;
```

end end endmodule //code

ends

4-BIT BINARY TO GRAY COUNTER CONVERTER

```
//code starts here
module b2g(b,g);
input [3:0] b;
output [3:0] g;
xor (g[0],b[0],b[1]),
        (g[1],b[1],b[2]),
        (g[2],b[2],b[3]);
assign g[3]=b[3];
endmodule
//code ends
```

DE-MULTIPLEXER (1 TO 4)

//code starts here

```
module demux (s2,s1,I,en,y0,y1,y2,y3)
input s2,s1,I,en;
output y0,y1,y2,y3;
assign y0=(~s2)&(~s1)& I& en;
assign y1=(~s2)& s1& I& en;
assign y2=s2&(~s1)& I & en;
assign y3=s2& s1 & I & en;
endmodule
//code ends
```

SR FLIPFLOP

```
module srff(s,r,clk,rst, q,qb);
input s,r,clk,rst;
output q,qb;
reg q,qb;
reg [1:0]sr;
always@(posedge clk,posedge rst)
```

```
begin
sr={s,r};
if(rst==0)
       begin
       case (sr)
       2'd1:q=1'b0;
       2'd2:q=1'b1;
 2'd3:q=1'b1;
       default: begin end
       endcase
       end
else
begin
       q=1'b0;
       end
       qb = q;
       end
```

endmodule

BINARY 4 bit COUNTER(UP/DOWN)

```
module bin_as(clk,clr,dir, temp);
input clk,clr,dir;
output reg[3:0] temp;
always@(posedge clk,posedge clr)
begin
if(clr==0)
begin
if(dir==0)
temp=temp+1;
else temp=temp-1;
end
else
temp=4'd0;
end
endmodule
```

Linear feed back shift register (8 bit)

```
module lfsr (
            , // Output of the counter
            , // Enable for counter
enable
             , // clock input
clk
reset
                // reset input
);
//-----Output Ports-----
output [7:0] out;
//-----Input Ports-----
input [7:0] data;
input enable, clk, reset;
//----Internal Variables-----
reg [7:0] out;
wire linear feedback;
//-----Code Starts Here-----
assign linear feedback = !(out[7] ^ out[3]);
always @(posedge clk)
if (reset) begin // active high reset
 out & lt; = 8'b0;
end else if (enable) begin
 out & lt; = {out[6], out[5],
         out[4],out[3],
         out[2],out[1],
         out[0], linear feedback};
end
endmodule // End Of Module counter
                              Grey counter
module gray counter (
 out , // counter out
 enable , // enable for counter
 \operatorname{clk} , // \operatorname{clock}
        // active hight reset
 rst
 );
 //----Input Ports-----
 input clk, rst, enable;
 //----Output Ports-----
 output [ 7:0] out;
 //----Internal Variables-----
 wire [7:0] out;
 reg [7:0] count;
 //----Code Starts Here----
 always @ (posedge clk)
 if (rst)
   count <= 0;
 else if (enable)
   count <= count + 1;
 assign out = { count[7], (count[7] ^ count[6]), (count[6] ^
```

```
count[5]),(count[5] ^ count[4]), (count[4] ^
count[3]),(count[3] ^ count[2]), (count[2] ^
count[1]),(count[1] ^ count[0]) };
```

endmodule

<u>UART</u>

```
module uart (
reset
txclk
ld tx data
tx data
tx enable
tx out
tx_empty
rxclk
uld rx_data ,
rx data
rx enable
rx in
rx empty
);
// Port declarations
// Port declarations
input reset ;
input txclk ;
input ld_tx_data ;
input [7:0] tx_data ;
input tx_enable ;
output tx_out ;
output tx_empty ;
input rxclk ;
input uld_rx_data ;
output [7:0] rx data ;
output [7:0] rx data ;
input rx_enable ;
input rx_in ;
output rx_empty ;
// Internal Variables
rx_d1
rx_d2
rx_busy
reg
reg
```

```
// UART RX Logic
always @ (posedge rxclk or posedge reset)
if (reset) begin
           & lt; = 0; & lt; = 0;
 rx req
 rx data
 rx sample cnt <= 0;
 rx frame err <= 0;
 rx_over_run <= 0;
 rx_empty & amp;lt;= 1;
 rx_d1
            & lt; = 1;
 rx d2
            & lt; = 1;
 rx busy
            & lt; = 0;
end else begin
 // Synchronize the asynch signal
 rx d1 <= rx in;
 rx d2 & lt; = rx d1;
 // Uload the rx data
 if (uld rx data) begin
   rx data <= rx reg;
   rx empty <= 1;
 end
 // Receive data only when rx is enabled
 if (rx enable) begin
   // Check if just received start of frame
   if (!rx busy & & !rx d2) begin
     rx busy
            & lt; = 1;
     rx sample cnt <= 1;
     rx cnt
             & lt; = 0;
   end
   // Start of frame detected, Proceed with rest of data
   if (rx busy) begin
      rx sample cnt <= rx sample cnt + 1;
      // Logic to sample at middle of data
      if (rx sample cnt == 7) begin
        if ((rx d2 == 1) \& amp; amp; (rx cnt == 0)) begin
          rx busy <= 0;
        end else begin
          rx cnt <= rx cnt + 1;
          // Start storing the rx data
          if (rx cnt > 0 & & amp; rx cnt < 9) begin
            rx reg[rx cnt - 1] <= rx d2;
          if (rx cnt == 9) begin
             rx busy <= 0;
             // Check if End of frame received correctly
             if (rx d2 == 0) begin
              rx frame err <= 1;
             end else begin
              rx empty
                         & lt; = 0;
              rx frame err <= 0;
              // Check if last rx data was not unloaded,
              rx over run & lt; = (rx empty) ? 0 : 1;
             end
          end
        end
```

```
end
   end
 end
 if (!rx enable) begin
   rx busy <= 0;
end
// UART TX Logic
always @ (posedge txclk or posedge reset)
if (reset) begin
 tx reg <= 0;
 tx empty & amp;lt;= 1;
 tx_over_run <= 0;
         & lt; = 1; & lt; = 0;
 tx out
 tx cnt
end else begin
  if (ld tx data) begin
    if (!tx empty) begin
      tx over run <= 0;
     end else begin
      tx reg <= tx data;
      tx empty <= 0;
     end
  end
  if (tx enable & amp; & amp; !tx empty) begin
   tx cnt <= tx cnt + 1;
    if (tx cnt == 0) begin
     tx out <= 0;
    end
    if (tx_cnt > 0 && tx_cnt < 9) begin
      tx_out <= tx_reg[tx_cnt -1];
    if (tx cnt == 9) begin
     tx out <= 1;
     tx cnt <= 0;
     tx empty <= 1;
    end
  end
  if (!tx enable) begin
   tx cnt <= 0;
  end
end
endmodule
```

Arbiter implemented with 4 requests

```
clock , // Clock
reset , // Active high reset
req 0 , // Active high request from agent 0
req 1 , // Active high request from agent 1
req 2 , // Active high request from agent 2
reg 3 , // Active high request from agent 3
gnt 0 , // Active high grant to agent 0
gnt 1 , // Active high grant to agent 1
gnt 2 , // Active high grant to agent 2
gnt 3 // Active high grant to agent 3
);
// Port declaration here
input clock ; // Clock
input reset ; // Active high reset
input req 0 ; // Active high request from agent 0
input req 1 ; // Active high request from agent 1
input req 2 ; // Active high request from agent 2
input req 3 ; // Active high request from agent 3
output gnt 0 ; // Active high grant to agent 0
output gnt 1 ; // Active high grant to agent 1
output gnt 2 ; // Active high grant to agent 2
output gnt 3 ; // Active high grant to agent
// Internal Variables
    gnt 0 ; // Active high grant to agent 0
req
     gnt 1 ; // Active high grant to agent 1
     gnt 2 ; // Active high grant to agent 2
      gnt 3 ; // Active high grant to agent
reg
parameter [2:0] IDLE = 3'b000;
parameter [2:0] GNT0 = 3'b001;
parameter [2:0] GNT1 = 3'b010;
parameter [2:0] GNT2 = 3'b011;
parameter [2:0] GNT3 = 3'b100;
reg [2:0] state, next state;
always @ (state or req 0 or req 1 or req 2 or req 3)
begin
 next state = 0;
  case(state)
    IDLE : if (req 0 == 1'b1) begin
        next state = GNT0;
           end else if (req 1 == 1'b1) begin
        next state= GNT1;
          end else if (req 2 == 1'b1) begin
        next state= GNT2;
          end else if (req 3 == 1'b1) begin
        next state= GNT3;
    end else begin
        next state = IDLE;
          end
    GNT0 : if (req 0 == 1'b0) begin
        next state = IDLE;
          end else begin
     next state = GNT0;
   end
```

```
GNT1 : if (req 1 == 1'b0) begin
       next state = IDLE;
         end else begin
     next_state = GNT1;
   GNT2 : if (req 2 == 1'b0) begin
       next state = IDLE;
         end else begin
     next state = GNT2;
  end
   GNT3 : if (req_3 == 1'b0) begin
      next state = IDLE;
         end else begin
     next_state = GNT3;
  end
  default : next state = IDLE;
 endcase
end
always @ (posedge clock)
begin : OUTPUT LOGIC
 if (reset) begin
   gnt 0 <= #1 1'b0;
   gnt_1 <= #1 1'b0;
   gnt 2 <= #1 1'b0;
   gnt 3 & lt; = #1 1'b0;
   state <= #1 IDLE;
 end else begin
   state <= #1 next state;
   case(state)
IDLE : begin
              gnt_0 <= #1 1'b0;
              gnt 1 & lt; = #1 1'b0;
               gnt 2 <= #1 1'b0;
               gnt 3 & amp; lt; = #1 1'b0;
       end
  GNT0 : begin
         gnt 0 & lt; = #1 1'b1;
         end
       GNT1 : begin
               gnt 1 & lt; = #1 1'b1;
              end
       GNT2 : begin
               gnt 2 & lt; = #1 1'b1;
              end
       GNT3 : begin
               gnt 3 & lt; = #1 1'b1;
              end
    default : begin
               state <= #1 IDLE;
   endcase
 end
end
```

endmodule

Memory design -ram/rom

<u>Ram</u>

```
module ram1(clk,enable,rdwr,address,dtin,dtout);
//parameter N=10;
input clk,enable,rdwr;
input[9:0] address;
input[15:0] dtin;
output [15:0] dtout;
reg[15:0] dtout;
reg[15:0] memory[0:1023];
//reg[15:0] mem;
always@(posedge clk)
begin
if(enable==1'b1)
begin
if(rdwr==1'b0)
begin
memory[address]<=dtin;
end
```

```
else

dtout<= memory[address];

end

else

dtout&amp;lt;=16'bz;

end
```

<u>Rom</u>

endmodule

```
module rom1(clk,romrd,address,dtout);

parameter N=8; input[N-2:0] address;

input clk,romrd; output[15:0] dtout;

reg[15:0] dtout; reg[15:0] romarray[0:(2**N-1)-1];

always@(posedge clk)

begin romarray[0]=16'b01111111111111111;

romarray[1]=16'b0111011001000010;

romarray[2]=16'b01110101000011111100;

romarray[4]=16'b000000000000000000;
```

```
romarray[5]=16'b1100111100000100;
romarray[6]=16'b10100101011111110;
romarray[7]=16'b1000100110111110; //real twiddle factors
if(romrd==1)
begin
dtout<=romarray[address];
end else
dtout<=16'bz;
end
endmodule
                               Fibonacci number generator
module fibNumberGenNE(startingValue, fibNum);
    input [15:0] startingValue;
    output [15:0] fibNum;
    reg [15:0] myValue;
    reg [15:0] fibNum;
    always
        begin
             @ng.ready
                                    //accept event signal
                myValue = startingValue;
             for (fibNum = 0; myValue != 0; myValue = myValue - 1)
                 fibNum = fibNum + myValue;
             $display ("%d, fibNum=%d", $time, fibNum);
endmodule
```

RS232 transmitter

```
module RS232 Transmitter (
   clock,
 reset neg,
   tx datain ready,
  Present Processing Completed,
    tx datain,
    tx transmitter,
    tx transmitter valid
    parameter HIGH = 1'b1;
    parameter LOW = 1'b0;
    parameter CLOCK FREQ = 100000000; // 100MHz
    parameter CLOCK FREQ = 33000000; // 33MHz
    parameter BAUD RATE = 115200; // ;9600
    parameter REG INPUT = 1; // in REG INPUT mode, the input doesn't have to
stay valid while the character is been transmitted
    parameter BAUD ACC WIDTH = 16;
    input reset neg;
    input clock;
    input tx datain ready;
    input Present Processing Completed;
    input [7:0] tx datain;
    output tx transmitter;
    output tx transmitter valid;
    reg tx transmitter;
    // Baud generator
    wire [BAUD ACC WIDTH:0] Baun Inc;
    reg [BAUD ACC WIDTH:0] Baud Acc;
assign Baun Inc = ((BAUD RATE << (BAUD ACC WIDTH - 4)) + (CLOCK FREQ >> 5))
                   / (CLOCK FREQ >> 4);
wire Baud Pulse = Baud Acc[BAUD ACC WIDTH];
always @ (posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    Baud Acc <= { (BAUD ACC WIDTH + 1) {LOW} };</pre>
    else if (Present Processing Completed == 1'b1) Baud Acc <=
{ (BAUD ACC WIDTH + 1) {LOW} };
    else if (tx transmitter valid)
    begin
    Baud Acc <= Baud Acc [BAUD ACC WIDTH - 1:0] + Baun Inc;
    end
end
```

```
// Transmitter State machine
reg [3:0] State;
wire tx Xfer Ready = (State==0);
assign tx transmitter valid = ~tx Xfer Ready;
reg [7:0] tx data reg;
always @ (posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    tx data reg <= 8'hff;</pre>
    end
    else if (Present Processing Completed == 1'b1) tx data reg <= 8'hff;
    else if (tx Xfer Ready & tx datain ready)
    begin
    tx data reg <= tx datain;</pre>
    end
end
    wire [7:0] Tx Data Byte;
assign Tx Data Byte = REG INPUT ? tx data reg : tx datain;
always @ (posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
   begin
    State <= 4'b0000;
    end
    else if (Present Processing Completed == 1'b1) State <= 4'b0000;
    else
   begin
    case (State)
        4'b0000: if(tx datain ready) State <= 4'b0100;
        // 4'b0001: if(Baud Pulse) State <= 4'b0100; // registered input
        4'b0100: if(Baud Pulse) State <= 4'b1000; // start
                                                   // bit 0
        4'b1000: if (Baud Pulse) State <= 4'b1001;
                                                   // bit 1
        4'b1001: if(Baud Pulse) State <= 4'b1010;
        4'b1010: if(Baud Pulse) State <= 4'b1011;
                                                   // bit 2
        4'b1011: if (Baud Pulse) State <= 4'b1100;
                                                   // bit 3
        4'b1100: if (Baud Pulse) State <= 4'b1101;
                                                   // bit 4
        4'b1101: if(Baud Pulse) State <= 4'b1110; // bit 5
        4'b1110: if (Baud Pulse) State <= 4'b1111;
                                                   // bit 6
                                                    // bit 7
        4'b1111: if (Baud Pulse) State <= 4'b0010;
        4'b0010: if(Baud Pulse) State <= 4'b0000;
                                                   // stop1
        // 4'b0011: if(Baud Pulse) State <= 4'b0000; // stop2
        default: if(Baud Pulse) State <= 4'b0000;</pre>
    endcase
    end
end
// Output mux
    req MuxBit;
always @ (State or Tx Data Byte)
begin
    case (State[2:0])
```

```
3'd0: MuxBit <= Tx Data Byte[0];</pre>
        3'd1: MuxBit <= Tx Data Byte[1];</pre>
        3'd2: MuxBit <= Tx Data Byte[2];</pre>
        3'd3: MuxBit <= Tx Data Byte[3];</pre>
        3'd4: MuxBit <= Tx Data Byte[4];
        3'd5: MuxBit <= Tx Data Byte[5];</pre>
        3'd6: MuxBit <= Tx Data Byte[6];</pre>
        3'd7: MuxBit <= Tx Data Byte[7];</pre>
    endcase
end
// Put together the start, data and stop bits
always @ (posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    tx transmitter <= HIGH;</pre>
    end
    else if (Present Processing Completed == 1'b1) tx transmitter <= HIGH;
    else
    begin
    tx transmitter <= (State < 4) | (State[3] & MuxBit); // register the
output to make it glitch free
    end
end
endmodule
                                   RS232 receiver
module RS232 Receiver (
    reset neg,
    clock,
    rx receiver,
    rx dataout ready,
    rx dataout,
    // optional pins for identifying long break in data reception
    rx endofpacket,
    rx Idle,
    Exe LogicImp
    );
    parameter HIGH = 1'b1;
    parameter LOW = 1'b0;
//`ifdef ML401
    parameter CLOCK FREQ = 100000000; // 100MHz
//`else // ifdef ML461
// parameter CLOCK FREQ = 33000000; // 33MHz
//`endif
    //parameter BAUD RATE = 9600; // 115200;
    parameter BAUD RATE = 115200; // 115200;
    // BAUD RATE generator (Uses 8 times oversampling)
    parameter BAUD RATE 8X = BAUD_RATE*8;
```

```
parameter BAUD 8X ACC WIDTH = 16;
    input reset neg;
    input clock;
    input rx receiver;
    input Exe LogicImp;
    output rx dataout ready;
    output [7:0] rx dataout;
    // optional pins for identifying long break in data reception
    // We also detect if a gap occurs in the received stream of characters
    // That can be useful if multiple characters are sent in burst
    // so that multiple characters can be treated as a "packet"
    output rx endofpacket; // one clock pulse, when no more data
             // is received (rx Idle is going high)
    output rx Idle; // no data is being received
    wire [BAUD 8X ACC WIDTH:0] Baud 8X Incr;
    reg [BAUD 8X ACC WIDTH:0] Baud 8X Acc;
assign Baud 8X Incr = ((BAUD RATE 8X << (BAUD 8X ACC WIDTH - 7)) +
(CLOCK FREQ >> 8))
                          / (CLOCK FREQ >> 7);
always @(posedge clock or negedge reset neg)
begin
   if (reset neg == LOW)
   begin
    Baud 8X Acc <= {(BAUD 8X ACC WIDTH + 1) {LOW}};</pre>
    else if (Exe LogicImp == 1'b1) Baud 8X Acc <= { (BAUD 8X ACC WIDTH +
1) {LOW}};
    else
   begin
    Baud 8X Acc <= Baud 8X Acc[BAUD 8X ACC WIDTH - 1:0]
                               + Baud 8X Incr;
    end
end
wire Baud Pulse 8x = Baud 8X Acc[BAUD 8X ACC WIDTH];
reg [1:0] Rx Sync;
always @(posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
   begin
        Rx Sync <= 2'b11;</pre>
    end
    else if (Exe LogicImp == 1'b1) Rx Sync <= 2'b11;
    else if (Baud Pulse 8x)
   begin
   Rx Sync <= {Rx Sync[0], rx receiver};</pre>
    end
end
    reg [1:0] Rx Count;
```

```
reg Rx Bit;
always @(posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    Rx Count <= 2'b11;</pre>
    Rx Bit <= HIGH;
    end
    else if (Exe LogicImp == 1'b1)
    begin
    Rx Count <= 2'b11;</pre>
    Rx Bit <= HIGH;
    end
    else if (Baud Pulse 8x)
    begin
        if( Rx Sync[1] && Rx Count!=2'b11) Rx Count <= Rx Count + 2'h1;
        else
        if(~Rx Sync[1] && Rx Count!=2'b00) Rx Count <= Rx Count - 2'h1;
        if(Rx Count==2'b00) Rx Bit <= 1'b0;
        else
        if (Rx Count==2'b11) Rx Bit <= 1'b1;
    end
end
    reg [3:0] State;
    reg [3:0] Bit Spacing;
    // "next bit" controls when the data sampling occurs
    // depending on how noisy the rx receiver is, different values might work
better
    // with a clean connection, values from 8 to 11 work
    wire next bit = (Bit Spacing==4'd10);
always @(posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    Bit Spacing <= 4'b0000;
    end
    else if (Exe LogicImp == 1'b1) Bit Spacing <= 4'b0000;</pre>
    else if(State==0)
    begin
    Bit Spacing <= 4'b0000;
    end
    else if (Baud Pulse 8x)
    Bit Spacing <= {Bit Spacing[2:0] + 4'b0001} | {Bit Spacing[3], 3'b000};</pre>
    end
end
always @(posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    State <= 4'b0000;
```

```
end
    else if (Exe LogicImp == 1'b1) State <= 4'b0000;
    else if (Baud Pulse 8x)
    begin
    case (State)
        4'b0000: if(~Rx Bit) State <= 4'b1000; // start bit found?
        4'b1000: if(next bit) State <= 4'b1001; // bit 0
        4'b1001: if(next bit) State <= 4'b1010; // bit 1
        4'b1010: if(next bit) State <= 4'b1011; // bit 2
        4'b1011: if(next bit) State <= 4'b1100; // bit 3
        4'b1100: if(next bit) State <= 4'b1101; // bit 4
        4'b1101: if(next bit) State <= 4'b1110; // bit 5
        4'b1110: if (next bit) State <= 4'b1111; // bit 6
        4'b1111: if(next bit) State <= 4'b0001; // bit 7
        4'b0001: if(next bit) State <= 4'b0000; // stop bit
        default: State <= 4'b0000;</pre>
    endcase
    end
end
    reg [7:0] rx dataout;
always @(posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    rx dataout <= 8'h00;
    end
    else if (Exe LogicImp == 1'b1) rx dataout <= 8'h00;</pre>
    else if (Baud Pulse 8x && next bit && State[3])
    begin
    rx dataout <= {Rx Bit, rx dataout[7:1]};</pre>
    end
end
    reg rx dataout ready, RxD data error;
always @(posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    rx dataout ready <= LOW;
    RxD data error <= LOW;</pre>
    end
    else if (Exe LogicImp == 1'b1)
   begin
    rx dataout ready <= LOW;
    RxD data error <= LOW;</pre>
    end
    else
    begin
    rx dataout ready <= (Baud Pulse 8x && next bit && State==4'b0001 &&
Rx Bit); // ready only if the stop bit is received
    RxD data error <= (Baud Pulse 8x && next bit && State==4'b0001 &&
~Rx Bit); // error if the stop bit is not received
    end
end
```

```
// Optional functionality for detection of gap if it occurs in the
// received stream of characters.
    reg [4:0] gap count;
always @ (posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    gap count<=5'h00;</pre>
    end
    else if (Exe LogicImp == 1'b1) gap count<=5'h00;</pre>
    else if (State!=0)
   begin
    gap count<=5'h00;</pre>
    end
    else if (Baud Pulse 8x & ~gap count[4])
    begin
    gap count <= gap count + 5'h01;</pre>
    end
end
assign rx Idle = gap count[4];
    reg rx endofpacket;
always @(posedge clock or negedge reset neg)
begin
    if (reset neg == LOW)
    begin
    rx endofpacket <= LOW;
    end
    else if (Exe LogicImp == 1'b1) rx endofpacket <= LOW;</pre>
    else
    begin
    rx endofpacket <= Baud Pulse 8x & (gap count==5'h0F);</pre>
    end
end
endmodule
```

Bcd to binary conversion

```
module bcd_to_binary (
   clk_i,
   ce_i,
   rst i,
   start_i,
   dat_bcd_i,
   dat_binary_o,
   done_o
   );
parameter BCD_DIGITS_IN_PP = 2; // # of digits of BCD input
parameter BITS_OUT_PP = 7; // # of bits of binary output
parameter BIT_COUNT_WIDTH_PP = 3; // Width of bit counter
```

```
// I/O declarations
input clk_i;
                                 // clock signal
input ce i;
                                 // clock enable input
input rst i;
                                 // synchronous reset
input start i;
                                 // initiates a conversion
input [4*BCD DIGITS IN PP-1:0] dat_bcd_i; // input bus
output [BITS OUT PP-1:0] dat binary o; // output bus
                                 // indicates conversion is done
output done o;
reg [BITS OUT PP-1:0] dat binary o;
// Internal signal declarations
reg [BITS OUT PP-1:0] bin reg;
reg [4*BCD_DIGITS IN PP-1:0] bcd reg;
wire [BITS OUT PP-1:0] bin next;
reg [4*BCD DIGITS IN PP-1:0] bcd next;
reg busy bit;
reg [BIT COUNT WIDTH PP-1:0] bit count;
wire bit count done;
//-----
// Functions & Tasks
function [4*BCD DIGITS IN PP-1:0] bcd asr;
 input [4*BCD DIGITS IN PP-1:0] din;
 integer k;
 reg cin;
 reg [3:0] digit;
 reg [3:0] digit more;
 begin
   cin = 1'b0;
   for (k=BCD DIGITS IN PP-1; k>=0; k=k-1) // From MS digit to LS digit
   begin
     digit[3] = 1'b0;
     digit[2] = din[4*k+3];
     digit[1] = din[4*k+2];
     digit[0] = din[4*k+1];
     digit more = digit + 5;
     if (cin)
     begin
       bcd asr[4*k+3] = digit more[3];
       bcd asr[4*k+2] = digit_more[2];
       bcd asr[4*k+1] = digit more[1];
       bcd asr[4*k+0] = digit_more[0];
     end
     else
     begin
       bcd asr[4*k+3] = digit[3];
       bcd asr[4*k+2] = digit[2];
       bcd asr[4*k+1] = digit[1];
       bcd asr[4*k+0] = digit[0];
     end
     cin = din[4*k+0];
```

```
end // end of for loop
 end
endfunction
//-----
// Module code
//-----
// Perform proper shifting, binary ASL and BCD ASL
assign bin next = {bcd reg[0],bin reg[BITS OUT PP-1:1]};
always @ (bcd reg)
begin
 bcd next <= bcd asr(bcd reg);</pre>
// bcd next <= bcd reg >> 1; Just for testing...
end
// Busy bit, input and output registers
always @(posedge clk i)
begin
 if (~rst_i)
 begin
   busy_bit <= 0; // Synchronous reset</pre>
   dat binary o <= 0;</pre>
 end
 else if (start i && ~busy bit)
   busy bit <= 1;</pre>
   bcd reg <= dat bcd i;</pre>
   bin reg <= 0;
 else if (busy bit && ce i && bit count done && ~start i)
 begin
   busy bit <= 0;</pre>
   dat binary o <= bin next;</pre>
 else if (busy bit && ce i & ~bit count done)
 begin
   bin reg <= bin next;</pre>
   bcd reg <= bcd next;
 end
end
assign done o = ~busy bit;
// Bit counter
always @(posedge clk i)
begin
 if (~busy bit) bit count <= 0;
 else if (ce_i && ~bit_count_done) bit_count <= bit_count + 1;</pre>
assign bit count done = (bit count == (BITS OUT PP-1));
endmodule
```

CRC-serial /parallel implementation

Crc serial:

```
module crc(clk,din,en,rst,out
   );
input clk, din, en, rst;
output reg[4:0]out;
wire c1;
assign c1= din ^out[4];
always @(posedge clk)
begin
if(~rst)
out<=0;
else if(en)
begin
out[4]<=out[3];
out[3] <= out[2];
out[2]<=c1^out[1];
out[1]<=out[0];
out[0]<=c1;
end end
endmodule
```

Crc parallel:

```
module crcpar(data, crc en, rst, clk, crc out);
input crc en,rst,clk;
input [7:0]data;
output [4:0]crc out;
req [4:0]lfsr q;
reg [4:0]lfsr c;
assign crc out=lfsr q;
always@(posedge clk)
begin
lfsr_c[0]=lfsr_q[1]^lfsr_q[4]^data[0]^data[3];
lfsr c[1]=lfsr q[2]^data[1];
lfsr c[2]=lfsr q[1]^lfsr q[3]^lfsr q[4]^data[0]^data[2]^data[3];
lfsr c[3]=lfsr q[2]^lfsr q[4]^data[1]^data[3];
lfsr c[4]=lfsr q[0]^lfsr q[3]^data[2];
always@(posedge clk)
begin
if(~rst)
begin
lfsr q<=5'b00000;
else if (crc en)
begin
lfsr q<=lfsr c;</pre>
//lfsr q<=crc en?lfsr c:lfsr q;</pre>
end
end
endmodule
```

Binary to Bcd

```
module bin bcd(
 clk i,
 ce i,
 rst i,
 start i,
 dat binary i,
 dat bcd o,
 done o
 );
parameter BITS IN PP = 7; // \# \text{ of bits of binary input}
parameter BCD \overline{\text{DIGITS}} OUT PP = 2; // \# of digits of BCD output
parameter BIT COUNT WIDTH PP = 3; // Width of bit counter
// I/O declarations
input clk i;
                                 // clock signal
                                 // clock enable input
input ce i;
                                 // synchronous reset
input rst i;
input start i;
                                 // initiates a conversion
                                     // input bus
input [BITS IN PP-1:0] dat binary i;
output [4*BCD DIGITS OUT PP-1:0] dat bcd o; // output bus
                                 // indicates conversion is done
output done o;
reg [4*BCD DIGITS OUT PP-1:0] dat bcd o;
// Internal signal declarations
reg [BITS IN PP-1:0] bin reg;
reg [4*BCD_DIGITS_OUT_PP-1:0] bcd reg;
wire [BITS_IN_PP-1:0] bin_next;
reg [4*BCD DIGITS OUT PP-1:0] bcd next;
reg busy bit;
reg [BIT COUNT WIDTH PP-1:0] bit count;
wire bit count done;
// Functions & Tasks
//-----
function [4*BCD DIGITS OUT PP-1:0] bcd asl;
  input [4*BCD DIGITS OUT PP-1:0] din;
  input newbit;
 integer k;
 reg cin;
 reg [3:0] digit;
  reg [3:0] digit less;
 begin
   cin = newbit;
   for (k=0; k<BCD DIGITS OUT PP; k=k+1)
   begin
     digit[3] = din[4*k+3];
     digit[2] = din[4*k+2];
     digit[1] = din[4*k+1];
     digit[0] = din[4*k];
     digit less = digit - 5;
     if (digit > 4'b0100)
```

```
begin
       bcd asl[4*k+3] = digit less[2];
       bcd_asl[4*k+2] = digit_less[1];
       bcd asl[4*k+1] = digit less[0];
       bcd asl[4*k+0] = cin;
       cin = 1'b1;
     end
     else
     begin
       bcd asl[4*k+3] = digit[2];
       bcd asl[4*k+2] = digit[1];
       bcd asl[4*k+1] = digit[0];
       bcd asl[4*k+0] = cin;
       cin = 1'b0;
      end
    end // end of for loop
  end
endfunction
// Module code
//-----
// Perform proper shifting, binary ASL and BCD ASL
assign bin next = {bin reg,1'b0};
always @ (bcd reg or bin reg)
begin
  bcd next <= bcd asl(bcd reg,bin reg[BITS IN PP-1]);</pre>
end
// Busy bit, input and output registers
always @(posedge clk i)
begin
 if (~rst i)
 begin
   busy bit <= 0; // Synchronous reset</pre>
   dat bcd o <= 0;
  end
  else if (start i && ~busy bit)
 begin
   busy bit <= 1;</pre>
   bin reg <= dat binary i;
   bcd req <= 0;
  end
  else if (busy bit && ce i && bit count done && ~start i)
 begin
   busy bit <= 0;</pre>
   dat bcd o <= bcd_next;</pre>
  else if (busy bit && ce i && ~bit count done)
 begin
   bcd reg <= bcd next;</pre>
   bin req <= bin next;
  end
end
assign done o = ~busy bit;
```

```
// Bit counter
always @(posedge clk_i)
begin
  if (~busy_bit) bit_count <= 0;
  else if (ce_i && ~bit_count_done) bit_count <= bit_count + 1;
end
assign bit_count_done = (bit_count == (BITS_IN_PP-1));
endmodule</pre>
```

Hamming code(h,k) encoder /decoder

Encoder:

```
module hamen(clk,d,c
    );
input clk;
input [3:0] d;
output reg[6:0] c;
always@(posedge clk)
begin
    c[6]=d[3];
    c[5]=d[2];
    c[4]=d[1];
    c[3]=d[1]^d[2]^d[3];
    c[2]=d[0];
    c[1]=d[0]^d[2]^d[3];
    c[0]=d[0]^d[1]^d[3];
    end
endmodule
```

Decoder:

```
module hamd(c,clk,s,c2,d
   );
input clk;
input[6:0] c;
output reg[2:0]s;
output reg[6:0] c2;
output reg[3:0]d;
always@(posedge clk)
begin
s[2]=c[0]^c[4]^c[5]^c[6];
s[1]=c[1]^c[2]^c[5]^c[6];
s[0]=c[0]^c[2]^c[4]^c[6];
c2=c;
if(s)
c2[s-1] = c[s-1];
end
always@(c2)
begin
d[0]=c2[2];
d[1]=c2[4];
```

```
d[2]=c2[5];
d[3]=c2[6];
end
endmodule
```

Sequence detector using FSM flow (with output and RTL)

```
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
// Create Date: 14:58:32 08/16/2013
// Design Name:
// Module Name: sequence 0111
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module sequence 0111(clock, reset, in bit, out bit
   );
 input clock, reset, in bit;
 output out bit;
 reg [2:0] state reg, next state;
 // State declaration
 parameter reset_state = 3'b000;
 parameter read_zero = 3'b001;
 parameter read_0_one = 3'b010;
parameter read_zero_one_one = 3'b011;
parameter read_zero_one_one one 3'b100;
 // state register
 always @ (posedge clock or posedge reset)
    if (reset == 1)
      state reg <= reset state;</pre>
    else
       state reg <= next state;</pre>
 // next-state logic
```

```
always @ (state reg or in bit)
   case (state reg)
       reset state:
             if (in bit == 0)
                next state = read zero;
             else if (in bit == 1)
                next state = reset state;
             else next state = reset state;
       read zero:
             if (in bit == 0)
                next state = read zero;
             else if (in bit == 1)
                next state = read 0 one;
             else next state = reset state;
       read 0 one:
             if (in bit == 0)
                next state = read zero;
             else if (in bit == 1)
                next state = read zero one one;
             else next state = reset state;
 read_zero_one_one:
           if (in bit == 0)
              next state = read zero;
           else if (in bit == 1)
              next state = read zero one one;
           else next state = reset state;
     read zero one one one:
           if (in bit == 0)
               next state = read zero;
           else if (in bit == 1)
              next_state = reset_state;
           else next state = reset state;
       default: next state = reset state;
assign out bit = (state reg == read zero one one one)? 1 : 0;
endmodule
//test bench
`timescale 1ns / 1ps
///
// Company:
// Engineer:
//
// Create Date: 15:12:38 08/16/2013
// Design Name: sequence 0111
// Module Name: D:/verilogggggg/sequence counter 0111/test ma sequence.v
// Project Name: sequence counter 0111
// Target Device:
// Tool versions:
// Description:
// Verilog Test Fixture created by ISE for module: sequence 0111
// Dependencies:
```

```
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
///
module test_ma_sequence;
       // Inputs
       reg clock;
       reg reset;
       reg in_bit;
       // Outputs
       wire out bit;
       // Instantiate the Unit Under Test (UUT)
       sequence 0111 uut (
             .clock(clock),
              .reset(reset),
              .in bit(in bit),
              .out bit(out bit)
       );
       initial begin
              // Initialize Inputs
              clock = 0;
              reset = 0;
              in bit = 0;
              // Wait 100 ns for global reset to finish
              #10;
             reset = 1;
             in bit = 0;
              #10;
             reset = 0;
             in bit = 0;
              #10;
              reset = 0;
              in bit = 1;
              #10;
             reset = 0;
             in bit = 1;
              #10;
             reset = 0;
             in bit = 1;
              #10;
              // Add stimulus here
              reset = 1;
             in bit = 1;
              #10;
       reset = 0;
```

//output waveform

