NC State University

Department of Electrical and Computer Engineering

ECE 463/563: Fall 2018 (Rotenberg)

Project #1: Cache Design, Memory Hierarchy Design

by

SHREYAS SRINIVASAN

NCSU Honor Pledge: "I have neither given nor received unauthorized aid on this test or assignment."

Student's electronic signature: Shreyas Srinivasan

(sign by typing your name)

Course number: <u>ECE 563</u>

(463 or 563 ?)


Graph 1:

• L1 cache: SIZE is varied, ASSOC is varied, BLOCKSIZE = 32.

• Victim Cache: None.

• L2 cache: None

Measuring L1 Miss rate against L1 size



Discussions:

1. Discuss trends in the graph. For a given associativity, how does increasing cache size affect miss rate? For a given cache size, what is the effect of increasing associativity?

A: For a given associativity, as the cache size increases, miss rate decreases since more blocks can be accommodated and reaches a point beyond which it remains constant.

For a given cache size, as the associativity increases, miss rate decreases since more blocks can be accommodated within a set reducing the conflict miss rate. The miss rate then reaches a point beyond which it remains constant.

2. Estimate the compulsory miss rate from the graph.

A: Compulsory miss rate = 0.0258 (Miss rate value which remains constant beyond a certain point which cannot be reduced)

3. For each associativity, estimate the conflict miss rate from the graph.

A: Conflict miss rate can be found by subtracting the miss rate achieved for a particular associativity with the miss rate of a fully associative cache. A fully-associative cache has no conflict misses. It has only compulsory & capacity misses.

Eg. For L1 size: 1kb, Block size = 32, Assoc = $1 \Rightarrow$ Miss rate = 0.1935

Whereas, for the same configuration with a fully-associative cache,

Miss rate = 0.137

Hence, the conflict miss rate for that original cache = 0.1935 - 0.137 = 0.0565


Graph 2:

• L1 cache: SIZE is varied, ASSOC is varied, BLOCKSIZE = 32.

• Victim Cache: None.

• L2 cache: None

• Measuring AAT against L1 size




Discussions:

1. For a memory hierarchy with only an L1 cache and BLOCKSIZE = 32, which configuration yields the best (i.e., lowest) AAT?

A: The cache configuration: L1 size = 16kb, Block size = 32, Fully Associative yields the best(lowest) AAT.

Graph 3:

- L1 cache: SIZE is varied, ASSOC is varied, BLOCKSIZE = 32.
- Victim Cache: None.
- L2 cache: 512kb 8-way set associative
- Varying L1 cache size only between 1kb and 256kb
- Measuring AAT against L1 size



Discussions:

1. With the L2 cache added to the system, which L1 cache configurations result in AATs close to the best AAT observed in GRAPH #2 (e.g., within 5%)?

A: The lowest AAT value found in Graph 2 is 0.735042.

Hence the caches which must be within 5% of the lowest AAT value must have values in the range (0.6983 - 0.7717)

The cache configurations which satisfy the condition are:

L1 size: 1kb Assoc = 1,2,4,8, FA Block size = 32

L1 size: 2kb Assoc = 1,2,4,8, FA Block size = 32

L1 size: 4kb Assoc = 1,2,4,8, FA Block size = 32

L1 size: 8kb Assoc = 1,2,4,8, FA Block size = 32

L1 size: 16kb Assoc = 1,2,4, FA Block size = 32

L1 size: 32kb Assoc = FA Block size = 32

2. With the L2 cache added to the system, which L1 cache configuration yields the best (i.e., lowest) AAT? How much lower is this optimal AAT compared to the optimal AAT in GRAPH #2?

A: The cache configuration:

L1 size: 8kb Assoc = 1 Block size = 32 achieves the lowest AAT with a value of 0.72155 which is 0.013492 lower than that achieved in Graph 2 without L2 cache.

3. Compare the total area required for the optimal-AAT configurations with L2 cache (GRAPH #3) versus without L2 cache (GRAPH #2).

A: Total area for optimal-AAT configuration with $L2 = 0.053293238 + 2.640142073 = 2.6934353 \text{ mm}^2$

Total area for optimal-AAT configuration without $L2 = 0.063446019 \text{ mm}^2$

Hence, the difference in area for lowering AAT, with L2 cache is

2.62998928 mm²


Graph 4:

• L1 cache: SIZE is varied, BLOCKSIZE is varied, ASSOC = 4.

• Victim Cache: None.

• L2 cache: None.

• Measuring L1 Miss Rate against Blocksize



Discussions:

1. Discuss trends in the graph. Do smaller caches prefer smaller or larger block sizes? Do larger caches prefer smaller or larger block sizes? Why? As block size is increased from 16 to 128, is the trade-off between exploiting more spatial locality versus increasing cache pollution evident in the graph, and does the balance between these two factors shift with different cache sizes?

A: Smaller caches prefer larger block sizes while larger caches prefer smaller block sizes. As, block size is increased from 16 to 128, the trade-off between exploiting more spatial locality versus increasing cache pollution is evident in the graph. For larger cache size, the configuration with lowest block size yields the lowest miss rate but is the opposite in the case of a smaller cache size. This is due to cache pollution where large data is loaded into cache, making the useful data to be evicted.


Graph 5:

• L1 cache: SIZE is varied, BLOCKSIZE = 32, ASSOC = 4.

• Victim Cache: None.

• L2 cache: SIZE is varied, BLOCKSIZE = 32, ASSOC = 8.

• Measuring AAT against L1 size



Discussions:

1. Which memory hierarchy configuration yields the best (i.e., lowest) AAT?

A: The cache configuration: L1 size = 2kb Assoc = 4 Block size = 32

L2 size = 64kb Assoc = 8 Block size = 32

yields the best(lowest) AAT.

2. Which memory hierarchy configuration has the smallest total area, that yields an AAT within 5% of the best AAT?

A: The lowest AAT is 0.707717.

The range of values within 5% of lowest AAT is (0.74310285 - 0.67233115)

The cache configuration:


L1 size = 1kb Assoc = 4 Block size = 32

L2 size = 32kb Assoc = 8 Block size = 32

yields the lowest area of 0.257285583 mm^2 which falls within the 5% of the best AAT.

Graph 6:

- L1 cache: SIZE is varied, ASSOC is varied, BLOCKSIZE = 32.
- Victim Cache: # entries is varied.
- L2 cache: SIZE = 64KB, ASSOC = 8, BLOCKSIZE = 32.
- Measuring AAT against L1 size



Discussions:

1. Discuss trends in the graph. Does adding a Victim Cache to a direct-mapped L1 cache yield performance comparable to a 2-way set-associative L1 cache of the same size? ...for which L1 cache sizes? ...for how many Victim Cache entries?

A: AAT increases if a victim cache is added with L1 cache since we need to search both L1 and VC. Also, as the number of entries in VC is increased, the AAT decreases, as the number of L2 searches decreases in case of VC hit. Thus, direct mapped cache with Victim cache provides better performance than a 2-way set-associative cache without VC.

2. Which memory hierarchy configuration yields the best (i.e., lowest) AAT?

A: The cache configuration: Block size = 32 L1 size = 2kb Direct-mapped

Block size = 32 L2 size = 64kb Assoc = 8

No Victim Cache

yields the best(lowest) AAT.

3. Which memory hierarchy configuration has the smallest total area, that yields an AAT within 5% of the best AAT?

A: The lowest AAT value is 0.69989

The range of values within 5% of lowest AAT is (0.7348445 - 0.6648955)

The cache configuration:

L1 size = 1kb Assoc = 1(Direct-mapped) with no VC yields the lowest area within 5% of the best AAT.