


# **Dynamic Instruction Scheduling**

## **Report**


## GRAPH 1:

### Large ROB, effect of IQ\_size – IQ\_size vs. IPC for various pipeline width

GCC trace:



Perl trace:



## Graph Analysis:

The 5% values of IPC to that of largest IQ size are:

	GCC trace	Perl trace
Width = 1	0.9469695	0.946124
Width = 2	1.8873555	1.8798885
Width = 4	3.737585	3.696868
Width = 8	7.3423125	7.170524

Thus, the corresponding IQ size are:

	“Optimized IQ_size per width” Minimum IQ_size that still achieves within 5% of the IPC of the largest IQ_size	
	<b>Benchmark 1</b>	<b>Benchmark 2</b>
<b>Width = 1</b>	8	8
<b>Width = 2</b>	16	32
<b>Width = 4</b>	32	64
<b>Width = 8</b>	128	128

## Discussion:

- From the graphs it is observed that, for increasing Issue Queue size, the Instruction count Per Cycle (IPC) increases until it reaches a certain point beyond which it remains constant. It is also found that for increasing width, the IPC achieved increases and reaches a value almost equal to the value of the pipeline width. Similar performance is observed for all values of width.

$$\text{Width} \propto \text{IPC}$$


- From the graph analysis, it is found that GCC trace produces optimal IPC characteristics for lower IQ\_size on average and thus performs better than Perl trace. This may be due to less stalling of instructions at the issue queue and the number of independent instructions being higher than that in Perl trace. Higher number of dependent instructions being closer to each other leads to stalling of dependent instructions and the stall time may increase in case of higher latency of execution.

## GRAPH 2:


### Effect of ROB\_size – ROB\_size vs. IPC for various pipeline width

IQ size is selected from the analysis of previous graph (Optimized IQ size).

GCC trace:



Perl trace:



**Discussion:**

From the graphs, it can be observed that for increasing ROB size, IPC increases and reaches a near equal value of pipeline width. This may be due to fact as width increases, the number of instructions in a pipeline stage increases and thus a larger Re-order buffer is required accommodate incoming instructions in-order to reduce the stall time. Similar performance is observed for various width simulated.

**Conclusion:**

Thus the performance of the simulator is observed for varying IQ size and ROB size by measuring IPC and the graphs are analysed for optimal performance.