

# **IIIT Vadodara-International Campus Diu (IIITV-ICD)**

Satellite Campus of IIIT Vadodara

**Education Hub, Kevdi, Diu PIN:362520**

---

Subject: Digital Logic Design Lab	Branch: CSE
Course Code:EC261	Semester: III

---

5 Design the following

- (a) JK, SR, D latch using logic gate
- (b) JK to SR flip flop conversion and vice versa
- (c) JK to D and T flip conversion