Indian Institute of Information Technology Vadodara International Campus Diu

Practical Workbook

Name	:	Shreyas Ladhe
Roll No.	:	202211081
Branch.	:	Computer Science and Engineering
Batch	:	2022
Subject	:	Digital Logic Design

Certificate

This is certify that **Shreyas Ladhe** of B.tech of semester III .Enrollment Number **202211081** Branch Computer Science and Engineering (CSE) has been found satisfactory in the continuous internal evaluation of laboratory, practical and term work in the subject EC261 for the academic year 2022-23.

Signature

List of Experiments

Lab No.	Lab Name	Date
1	Familiarity with Logic Gates	22 - 09 - 2023
2	Circuits using universal Gates	29 - 09 - 2023

Contents

1 Lab-1 : Familiarity with Logic Gates **5**
1.1 Aim 5
1.2 Apparatus 5
1.3 Theory 6
1.4 Observation 6
1.5 Conclusion 7

2 Lab-2 : Circuits using Universal Gates **8**
2.1 Aim 8
2.2 Apparatus 8
2.3 Theory 8
2.4 Observation 10
2.5 Conclusion 10

1 Lab-1 : Familiarity with Logic Gates

1.1 Aim

Basic familiarity with logic gate. Verify the truth table of given 74 series IC.

- AND
- NAND
- NOT
- NOR
- OR
- XOR

1.2 Apparatus

Sr No.	Components	Quantity
1	Digital Trainer Kit	1
2	NAND (7400)	1
3	NOR (7402)	1
4	NOT (7404)	1
5	AND (7408)	1
6	OR (7432)	1
7	XOR (7486)	1
8	Connecting Wires	As Required
9	Bread board	1

1.3 Theory

Here is a small rundown about the logic gates we are working on:



1.4 Observation

We verified the following truth tables for the logic gates: The sequence is as follows (left to right):-

- AND
- OR
- NOT
- NAND
- NOR
- XOR

Inputs		Output
A	B	AB
0	0	0
0	1	0
1	0	0
1	1	1

Inputs		Output
A	B	A + B
0	0	0
0	1	1
1	0	1
1	1	1

Inputs	Output
A	B
0	1
1	0

Inputs		Output
A	B	$\overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0

Inputs		Output
A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

Inputs		Output
A	B	A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

1.5 Conclusion

Learned about different IC and hands on experience on working with logic gates. Verified the working of all the logic gates.

2 Lab-2 : Circuits using Universal Gates

2.1 Aim

- Make the different basic logic gates using the universal gate.
- Make half adder and subtractor using universal gate.

2.2 Apparatus

Sr No.	Components	Quantity
1	Digital Trainer Kit	1
2	NAND (7400)	1
3	NOR (7402)	1
4	Connecting Wires	As Required
5	Bread board	1

2.3 Theory

NAND Gate: combination of two basic logic gates, the AND gate and the NOT gate connected in series. The output of a NAND gate is high when either of the inputs is high or if both the inputs are low. In other words, the output is always high and goes low only when both the inputs are high.





NOR Gate: A NOR gate ("not OR gate") is a logic gate that produces a high output (1) only if all its inputs are false, and low output (0) otherwise. Hence the NOR gate is the inverse of an OR gate, and its circuit is produced by connecting an OR gate to a NOT gate. Just like an OR gate, a NOR gate may have any number of

input probes but only one output probe.A NOT gate followed by an OR gate makes a NOR gate.



2- Input "AND" gate plus a "NOT" gate

Half Adder Circuit: A half adder is a digital logic circuit that performs binary addition of two single-bit binary numbers. It has two inputs, A and B, and two outputs, SUM and CARRY. The SUM output is the least significant bit (LSB) of the result, while the CARRY output is the most significant bit (MSB) of the result, indicating whether there was a carry-over from the addition of the two inputs. The half adder can be implemented using basic gates such as XOR and AND gates.



Half Subtractor Circuit: A half subtractor is a digital logic circuit that performs binary subtraction of two single-bit binary numbers. It has two inputs, A and B, and two outputs, DIFFERENCE and BORROW. The DIFFERENCE output is the difference between the two input bits, while the BORROW output indicates whether borrowing was necessary during the subtraction.The half subtractor can be implemented using basic gates such as XOR and NOT gates. The DIFFERENCE output is the XOR of the two inputs A and B, while the BORROW output is the NOT of input A and the AND of inputs A and B.



2.4 Observation

We made circuits using NAND and NOR Gate. The following are the truth tables for the universal gates:

Inputs		Output
A	B	$\overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0

Inputs		Output
A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

Half Adder and Subtractor circuits are also made and the truth table for the same was verified:

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

2.5 Conclusion

Made Basic Logic gates using universal gates (NAND and NOR) and made half adder and subtractor circuit and verified their truth table.