udemy

Certificate no: UC-6cd73604-650a-4f28-9308-82b6070ef2fc
Certificate url: ude.my/UC-6cd73604-650a-4f28-9308-82b6070ef2fc
Reference Number: 0004

CERTIFICATE OF COMPLETION

Verilog for an FPGA Engineer with Xilinx Vivado Design Suite

Instructors **Kumar Khandagle**

Shreyas Phansalkar

Date **March 27, 2026**
Length **16.5 total hours**