LAB REPORT - 4

EMBEDDED SYSTEMS DESIGN

Shrinitihi Venkatesan
F’22

ECEN 5613 **Lab #4 Signoff Sheet** **Fall 2022**

You will need to obtain the signature of your TA on the following items in order to receive credit for your lab assignment. Print your name below, sign the honor code pledge, and then demonstrate your working hardware & firmware in order to obtain the necessary signatures.

Student Name: SHRINITHI VENKATESAN

Honor Code Pledge: "On my honor, as a University of Colorado student, I have neither given nor received unauthorized assistance on this work. I have clearly acknowledged work that is not my own."

Student Signature: SV

Signoff Checklist

Part 1 Elements

- ☑ Pins and signals labeled and decoupling capacitors present on board
- ☑ C code for EEPROM functional, contents present after power cycle
- ☑ I²C diagram/timing analysis

SShargade 11/13/22

TA signature and date

Part 2 Elements

- ☑ LCD functional, C code for basic LCD routines functional
- ☑ LCD control signal timing meets specifications (logic analyzer trace/diagram, analysis)
- ☑ Elapsed time stop, restart, reset to "00:00.0":
- ☑ Good integration with previous code, all functions work, no irregularities

SShargade 11/18/22

Part 3 Required and Supplemental Elements

- ☐ LCD Hex/DDRAM/CGRAM dumps, custom LCD characters, fun logo
- ☑ SPI interface, logic analyzer trace, compare with I²C.
- ☐ ARM code development, 2 new features, ISR
- ☐ PCF8574 I²C I/O Expander, input, output, ISR

11/19/22

FOR TA/INSTRUCTOR USE ONLY **Part 1 Elements**	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code	☐	☐	☐	☑	☐
Hardware physical implementation	☐	☐	☐	☑	☐
Required Elements functionality	☐	☐	☐	☑	☐
Sign-off done without excessive retries		☐	☑		
Student understanding and skills	☐	☐	☐	☑	☐
Overall Demo Quality (Part 1 elements)	☐	☐	☐	☑	☐

FOR TA/INSTRUCTOR USE ONLY **Part 2 Elements**	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code	☐	☐	☐	☑	☐
Hardware physical implementation	☐	☐	☐	☑	☐
Required Elements functionality	☐	☐	☐	☐	☐
Sign-off done without excessive retries		☐	☑		
Student understanding and skills	☐	☐	☐	☑	☐
Overall Demo Quality (Part 2 elements)	☐	☐	☐	☑	☐

FOR TA/INSTRUCTOR USE ONLY **Part 3 Elements**	Not Applicable	Below Expectation	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code	☐	☐	☐	☑	☐
Hardware physical implementation	☐	☐	☐	☐	☐
Required Elements functionality	☐	☐	☐	☑	☐
Supplemental Elements functionality		☐	☑		
Sign-off done without excessive retries		☐	☐	☑	
Student understanding and skills	☐	☐	☐	☑	☐
Overall Demo Quality (Part 3 elements)	☐	☐	☐	☑	☐

TA/Instructor Comments ☐☐☐

Lab 4 Part 1 Signoff

(+) EEPROM writes should allow addresses from 0 - 7FF (Done)

(+) EEPROM Program functional.

  (+) read, write, hexdump, reset working

(+) Contents retained after ~~program~~ power cycle.

(+) Timing analysis done

Lab 4 Part 2 Signoff

(+) ~~LD~~ LCD code functional.

  (-) gotoxy not working properly

  (+) gotoaddr, clear, putch, putstr working.

  (+) Timer functions working. Timer is slower than actual time.

(+) Timing analysis done.

Lab 4 Part 3 Signoff

(+) STM32 features
  → UART DMA based PWM
  → WDT with WDT interrupt.

(+) SPI functional. Output expected in oscilloscope. Knows the key differences between SPI/I2C.

LAB3_PART1;

I2C_EEPROM

A well designed I2C driver was implemented with the feature that included bit banging. I have included write, read, reset and Hex dump functionality.
In the write feature, the user enters an EEPROM address and the respective function uses the address to store the user entered character. The address can be accessed through 8 pages (2048) bytes.
In the read feature, the user enters an EEPROM address from where the user can read the stored character from.
In the Hexdump function, the user enters a start address and an end address until which he can access the hexdump of.
In the reset feature, the EEPROM undergoes a soft reset.
All these features were tested with logic implementation for various test cases and also a logic trace of the i2c signal was analyzed and reported to the TA.

I2C Write :



I2C READ:



I2C RESET:



TIMING ANALYSIS:

The I2c signal was analyzed and the timing analysis was done for the fall and rise times of the SDA and SCL was calculated.

SCL Rise Time: 970ns (ideal value should be max 300ns)



SCL Fall Time: 940ns (ideal value should be max 300ns)



SDA Rise Time: 920 ns (Ideal should be max 3us)



SDA Fall Time: 1.01 us (Ideal should be max 3us)



Learning outcome and difficulties faced:

1. I learnt how to access different pages to make efficient EEPROM memory utilization.
2. I learnt in detail about the i2c protocol and the bit banging function.
3. Timing analysis was helpful to understand the i2c signal.

LCD:
An LCD driver for 16*4 display was implemented and verified for the following functionality:
1. Move to a particular address
2. Point cursor at a requested position
3. Write a character or a string to the LCD
4. Runs a real time clock.

Timing analysis:
TAH: 11.39us



TAS: 36.85 us



FeWH: 550ns



Schematic:



DAC interfacing with SPI protocol:
Using 8051, DAC was interfaced with SPI to create a step output . I have used the values 22,88,22,00 to get the output.

STM32:
WWDG and IWDG:
For the independent watchdog timer, 20s was calculated and whenever the HAL delay was set beyond that, the watchdog refresh was activated.
For the Window WatchDog Timer, window period between 13s to 20s was calculated and whenever the time frame condition was not satisfied, the watchdog timer will be refreshed.
DMA interrupt call using UART with PWM :
Configured the PWM through UART and the setting was interfaced with the LED to observe the brightness change. 25% PWM increase was interfaced with the ‘A’ character input and 25% decrease was interfaced with the ‘B’ character input.The UART was interfaced with the DMA interrupt.

Learning outcome:

1. Watchdog timers
2. DAC interfacing
3. SPI and I2C protocols.

QUESTIONS:

a) What operating system (including revision) did you use for your code development?

Windows 10

b) What compiler (including revision) did you use?

Small Device C Compiler (8051)

SDCC 4.2.0

c) What exactly (include name/revision if appropriate) did you use to build your code (what IDE, make/makefile, or command line)?

IDE : CodeBlocks 20.03

IDE for STM32: STM32CUBEMX

Command line: Putty (Release 0.77)

d) Did you install and use any other software tools to complete your lab assignment?

WinCUPL: For SPLD Code

PUTTY: Command line

KiCad 6.0 is a software suite used for Electronic Design Automation (EDA). I have developed schematic using the same.

FLIP: Flip helps in-system programming of flash devices through RS232, USB or CAN. I have flashed my .hex files to 8051 board using the same

e) Did you experience any problems with any of the software tools? If so, describe the problems

I could not fulfill the LCD custom character and RAM dump as it was difficult for me to finish within the time frame.