LAB REPORT - 4

EMBEDDED SYSTEMS DESIGN

Shrinitihi Venkatesan F'22

ECEN 5613	Lab #4 Sig	gnoff Sheet	Fall 2022
You will need to obtain the signature of you assignment. Print your name below, sign th firmware in order to obtain the necessary signature.	ur TA on the for e honor code p gnatures.	llowing items ledge, and the	in order to receive credit for your lab n demonstrate your working hardware &
Student Name: SHRINITHI VENI	KATESAN		
Honor Code Pledge: "On my honor, as a Unauthorized assistance on this work. I hav	University of C	olorado stude	nt, I have neither given nor received k that is not my own."
		nature: 90	
Signoff Checklist			
Part 1 Elements			
Pins and signals labeled and decoupling	ng capacitors p	resent on boar	
C code for EEPROM functional, contents present after power cycle			e 88/2 hazade 11/18/22
☐ I ² C diagram/timing analysis			TA signature and date
Part 2 Elements			
I CD functional C code for basic LCI	D routines fund	tional	
LCD control signal timing meets spec	cifications (logi	ic analyzer tra	ce/diagram, analysis)
Flanced time ston restart reset to "00):00.0":		2011 2-26-11/8/24
Good integration with previous code,	all functions w	ork, no irregu	ilarities 7770000
Part 3 Required and Supplemental Element	nts		
LCD Hex/DDRAM/CGRAM dumps	, custom LCD	characters, fur	n logo
SPI interface, logic analyzer trace, co ARM code development, 2 new featu	mpare with I'C	***************************************	11/19/12
PCF8574 I ² C I/O Expander, input, or	utput, ISR		111111111111111111111111111111111111111
FOR TAINSTRUCTOR USE ONLY	Not	Poor/Not Complete	Meets Exceeds Requirements Requirements Outstanding
Part 1 Elements	Applicable	Complete	
Schematics, SPLD code Hardware physical implementation			
Required Elements functionality Sign-off done without excessive retries		H	
Student understanding and skills			
Overall Demo Quality (Part 1 elements)			
TOTAL TARNOTPHOTOR HEE ONLY			Marta Evendo
FOR TA/INSTRUCTOR USE ONLY Part 2 Elements	Not Applicable	Poor/Not Complete	Meets Exceeds Requirements Requirements Outstanding
Schematics, SPLD code Hardware physical implementation			
Required Flements functionality		H	
Sign-off done without excessive retries Student understanding and skills		H	
Overall Demo Quality (Part 2 elements)			

Below Expectation

Not Applicable

日

Meets

Requirements

Exceeds

Outstanding

日

Schematics, SPLD code
Hardware physical implementation
Required Elements functionality
Supplemental Elements functionality
Sign-off done without excessive retries
Student understanding and skills
Overall Demo Quality (Part 3 elements)

TA/Instructor Comments

FOR TA/INSTRUCTOR USE ONLY

Part 3 Elements

Lab 4 Past 1 Signoff

- (+) EFPROM waster should allow addresses from 0-7FF (Done)
- (+) EEPRON Program functional, (It) read, combe, hexdump, reset working
- (4) Contents retained after program power cycle.
- (t) Timing analysis done

Lab 4 Part 2 Sign of

- (+) to LCD code Punctional.
 - (-) gotoxy not working properly
 - (t) goteador, clear, putch, putstr withing
 - (t) Timer Punchans working. Timer is slower than actual time.
- (H) Timing analysis done.

laby Part 3 signey

(4) STM 32 fatures > UART DMA based PWM > NOT with WOT Howard.

I+3 SPI functional. Output expected in arillowage. Known the Key differen horwean SP1112C.

LAB3 PART1;

I2C_EEPROM

A well designed I2C driver was implemented with the feature that included bit banging. I have included write, read, reset and Hex dump functionality.

In the write feature, the user enters an EEPROM address and the respective function uses the address to store the user entered character. The address can be accessed through 8 pages (2048) bytes.


In the read feature, the user enters an EEPROM address from where the user can read the stored character from.

In the Hexdump function, the user enters a start address and an end address until which he can access the hexdump of.


In the reset feature, the EEPROM undergoes a soft reset.

All these features were tested with logic implementation for various test cases and also a logic trace of the i2c signal was analyzed and reported to the TA.

I2C Write:



I2C READ:




I2C RESET:




TIMING ANALYSIS:

The I2c signal was analyzed and the timing analysis was done for the fall and rise times of the SDA and SCL was calculated.


SCL Rise Time: 970ns (ideal value should be max 300ns)




SCL Fall Time: 940ns (ideal value should be max 300ns)



SDA Rise Time: 920 ns (Ideal should be max 3us)



SDA Fall Time: 1.01 us (Ideal should be max 3us)



Learning outcome and difficulties faced:

- 1. I learnt how to access different pages to make efficient EEPROM memory utilization.
- 2. I learnt in detail about the i2c protocol and the bit banging function.
- 3. Timing analysis was helpful to understand the i2c signal.


LCD:

An LCD driver for 16*4 display was implemented and verified for the following functionality:


- 1. Move to a particular address
- 2. Point cursor at a requested position
- 3. Write a character or a string to the LCD
- 4. Runs a real time clock.

Timing analysis:


TAH: 11.39us




TAS: 36.85 us



FeWH: 550ns



Schematic:



DAC interfacing with SPI protocol:

Using 8051, DAC was interfaced with SPI to create a step output. I have used the values 22,88,22,00 to get the output.



DS0-X 1102G, CN57246482: Sat Nov 19 10:22:33 2022

STM32:

WWDG and IWDG:

For the independent watchdog timer, 20s was calculated and whenever the HAL delay was set beyond that, the watchdog refresh was activated.

For the Window WatchDog Timer, window period between 13s to 20s was calculated and whenever the time frame condition was not satisfied, the watchdog timer will be refreshed.

DMA interrupt call using UART with PWM:

Configured the PWM through UART and the setting was interfaced with the LED to observe the brightness change. 25% PWM increase was interfaced with the 'A' character input and 25% decrease was interfaced with the 'B' character input. The UART was interfaced with the DMA interrupt.

Learning outcome:

- 1. Watchdog timers
- 2. DAC interfacing
- 3. SPI and I2C protocols.

QUESTIONS:

a) What operating system (including revision) did you use for your code development? Windows 10

b) What compiler (including revision) did you use?

Small Device C Compiler (8051)

SDCC 4.2.0

c) What exactly (include name/revision if appropriate) did you use to build your code (what IDE, make/makefile, or command line)?

IDE: CodeBlocks 20.03

IDE for STM32: STM32CUBEMX Command line: Putty (Release 0.77)

d) Did you install and use any other software tools to complete your lab assignment?

WinCUPL: For SPLD Code PUTTY: Command line

KiCad 6.0 is a software suite used for Electronic Design Automation (EDA). I have developed schematic using the same.

FLIP: Flip helps in-system programming of flash devices through RS232, USB or CAN.

I have flashed my .hex files to 8051 board using the same

e) Did you experience any problems with any of the software tools? If so, describe the problems

I could not fulfill the LCD custom character and RAM dump as it was difficult for me to finish within the time frame.