SUMMER INTERNSHIP REPORT

Submitted by

SHRINIDHI MM

Roll number: 108121117


In fulfilment of Summer Internship for the award of the degree

of

BACHELOR OF TECHNOLOGY

in

ELECTRONICS AND COMMUNICATION ENGINEERING



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

NATIONAL INSTITUTE OF TECHNOLOGY Tiruchirappalli-600015 Tamil Nadu, India

Table of Contents

S. No.	Title	Page No.
1.	About the Institute	3
2.	ACKNOWLEDGEMENT	4
3.	Internship Certificate	5
4.	ABSTRACT	6
5.	Project Work	7
6.	Simulation and Results	13
7.	Summary and Reports	18
8.	Conclusion	22

About the Institute

The National Institute of Technology Tiruchirappalli (NIT Trichy) is a distinguished research university near Tiruchirappalli, Tamil Nadu, India. Originating as the Regional Engineering College Tiruchirappalli in 1964, it attained university status in 2003 and was rebranded as NIT Trichy. Acknowledged as an Institute of National Importance under the NITSER Act of 2007, the institution focuses on engineering, management, science, technology, and architecture. It offers an array of programs through its multiple academic departments, catering to bachelor's, master's, and doctoral levels. The institute offers 10 bachelor's, 42 master's, and 17 doctoral programmes through its 17 academic departments and awards more than 2000 degrees annually.

The National Institutional Ranking Framework (NIRF) ranked NIT Trichy first among the NITs for seven years in a row from 2016 to 2022.

Research at NIT Trichy is sponsored by various Indian government agencies. The departments of the institute also undertake consulting projects with government agencies. The institute's scientific output averages 700 papers and 10,000 citations per year. In addition, the institute's research community is actively involved in transforming unique concepts into products or processes, and it has several published and issued patents to its name.

The Institute has great infrastructure, with well equipped labs with high level licensed engineering software which provides students with great access to learning from them and improving their knowledge in wide areas of their interest.

ACKNOWLEDGEMENT

The first and foremost person I would like to express my boundless gratitude is my project guide, Dr. G. Lakshmi Narayanan, Professor, Department of Electronics and Communication Engineering, National Institute of Technology, Tiruchirappalli for his wholehearted support, valuable guidance and constant motivation throughout the project work.

I wish to thank PhD scholars and my team members for their numerous ideas and useful suggestion. They provided me a warm and friendly environment for completing this work.

Finally, to my family and friends, I extend my heartfelt thanks for their unwavering belief, encouragement, and endless motivation. Their unflagging support has propelled me forward, even during moments of challenge.

With gratitude,

SHRINIDHI MM

108121117

Department of Electronics and Communication Engineering National Institute of Technology, Tiruchirappalli



Department of Electronics & Communication Engineering NATIONAL INSTITUTE OF TECHNOLOGY NATIONAL INSTITUTE OF TECHNOLOGY

(formerly known as Regional Engineering College)
TIRUCHIRAPPALLI - 620 015.TAMIL NADU , INDIA

Tel: +91(431) 2503307 Fax: +91(431) 2500133

Email: laksh@nitt.edu

Dr. G. Lakshminarayanan Professor

DATE: 30-08-

2024

Certificate

This is to certify that Ms. SHRINIDHI.M.M, Roll No. 108121117, Department of Electronics and Communication Engineering, National Institute of Technology, Tiruchirappalli has worked on a project titled "Modification of RTL design of a FPGA based 16-bit fixed point DSP Processor" under my guidance in the Wireless System Design Laboratory of Electronics and Communication Engineering department, NIT, Tiruchirappalli from 26.05.2024 to 18.07.2024. The work carried out by him was good.

(Dr.G.Lakshminarayanan)



ABSTRACT

In this Project, we have modified and implemented the Verilog design of an existing 16-bit fixed point DSP processor. The Existing 16-bit DSP processor is based on Harvard architecture and it is composed of a CPU with optimized hardware logic, 64kx16 on-chip data memory, and 64kx16 program memory. The CPU contains an Arithmetic and Logical Unit block, a multiply and Accumulate block, and a shift/Rotate block to perform mathematical operations. The DSP can handle 28 types of interrupts and it can perform various operations like timer, counter, interpolation, and decimation. This DSP processor is now modified for even better applications. Works done are instructions are stored in Program memory itself, Pipelining has been implemented, Interrupt controller module has been updated with instructions for ISR address, Interrupt Priority has been implemented and Synthesized using Xilinx ISE and various reports have been generated and studied.

Project Work

Modification of Verilog design of a FPGA based 16 bit fixed point DSP processor

1) Store Instructions in Program memory:

The first work in our project is to store instructions directly in Program memory instead of giving the instructions one by one in the test bench by the user. This is done by writing the set of instructions that needs to be executed are written inside the initial block in Program memory.

```
begin
ROM[16'h1] <= 16'h0201;
ROM[16'h2] <= 16'h0101;
ROM[16'h3]<=16'h0102;
ROM[16'h4]<=16'h0302;
ROM[16'h5]<=16'h6A01;
ROM[16'h6]<=16'h2002;
ROM[16'h7] <=16'h6002;
ROM[16'h8]<=16'h7301;
ROM[16'h9]<=16'h5402;
ROM[16'hA] <=16'h2002;
ROM[16'hbe63] <=16'b1111111000000000; //interpolator and decimator
ROM[16'hbe64]<=16'b11111111000000010; //mao
ROM[16'hbe65]<=16'b1111111000000001; // timer
ROM[16'hbe68]<=16'b1111110100000000; //return
isr_address_previous <= 16'b0000000000000000;
```

Fig.1

Since these instructions are inside an initial block, they will be stored immediately in the Program memory just when the code starts running. These instructions are stored in ROM(Read Only Memory) at a specific address.

Table for the above set of instructions is given below:

ROM[16'h1]<=16'h0201	Load status register
ROM[16'h2]<=16'h0101	STORE DATA
ROM[16'h3]<=16'h0102	STORE DATA
ROM[16'h4]<=16'h0302	LOAD DATA
ROM[16'h5]<=16'h6A01	LOAD ACC
ROM[16'h6]<=16'h2002	ADD
ROM[16'h7]<=16'h6002	SUB
ROM[16'h8]<=16'h7301	LOAD TREG
ROM[16'h9]<=16'h5402	MULTIPLY
ROM[16'hA]<=16'h2002	ADD
ROM[16'hbe63]<=16'b11111111000000000	ISR address for I&D = 16'hbe63
ROM[16'hbe64]<= 16'b11111111000000010	ISR address for Mac = 16'hbe64
ROM[16'hbe65]<= 16'b11111111000000001	ISR address for Timer = 16'hbe65
ROM[16'hbe68]<= 16'b1111110100000000	RET


2) Optimization of code:

To efficiently run the above set of instructions stored in minimal time, we have implemented the concept of Pipelining using flags. This will reduce the total time taken for all instructions to be executed. In general, if the program memory starts executing an instruction, the next instruction has to wait until the previous instruction is completely executed but with the implementation of pipelining, the fetch, decode, and execute operations occur parallelly.

We have defined FLAG0, FLAG1, and FLAG2 in EXECUTE, DECODE, and DAGEN blocks respectively.

- > The FLAG2 is set high when the instruction in the DAGEN block is executed.
- > The FLAG1 is set high when the instruction in the DECODE block is executed.
- ➤ The FLAGO is set high when the instruction in the EXECUTE block is executed.

Concept of Pipelining



Some of the instructions like STORE don't go into the DECODE block. So, we defined separate flags for DAGEN and DECODE. So the instructions in either of them if it is executed, it is will be informed to the program memory to send the next instruction immediately. Similarly, if the instruction in the EXECUTE block is executed, it will be informed to the DECODE block through FLAGO to send the next instruction waiting in the DECODE block.

In this way, we can execute the instructions in parallel without waiting for the entire single instruction to get executed.

3) Interrupt controller:

In the existing DSP processor, the interrupt controller program was till the generation of Interrupt Service Routine(ISR) address.

In our project work, we have written the set of instructions in Verilog for a specific interrupt function to execute with the help of ISR address. These interrupts are Hardware interrupts.

Verilog code for executing the Interrupt function

```
always@(posedge CLK)
begin
    if(en)
    begin
    int_en_previous <= int_en;</pre>
    if(int_en)
        PC <= isr_address;</pre>
    else if(int_en_previous==1'b1 && int_en==1'b0)
        PC <= 16'hbe68;
    else if(PRDB[15:8] == RET)
        PC <= dataOut;
    else if ((flag2||flag1)&&(int_en==1'b0))
        PC<=PC+1:
    end
end
assign PRDB=RST?16'h0000:ROM[PC];
assign fifo_rd_en=RST?1'b0:((ROM[PC][15:8]==STORE) || (ROM[PC][15:8]==load_DP ));
assign stack_en= (int_en_previous==1'b0 && int_en==1'b1)||(PRDB[15:8] == RET);
assign RW=(PRDB[15:8] == RET);
assign dataIn=(int_en_previous==1'b0 && int_en==1'b1)?PC+1:16'hxxxx;
```

These are set of instructions by which the currently running instruction is stopped and stored in a stack for the Program Counter(PC) to jump to ISR address to execute the interrupt function stored in that address.

After the interrupt function is executed, the PC value will be updated with the instruction stored in the stack and now the processor will continue the execution of instructions stored until a new interrupt comes.

From Fig.1, we have implemented three operations as hardware interrupts to execute the following functions,

- ✓ Interpolator and Decimator
- ✓ Mac
- ✓ Timer

We have assigned ISR addresses to these functions and stored them in Program memory. So, when an interrupt with these ISR addresses is generated, that function will get executed.

4) Priority Interrupts:

After finishing the Interrupt Controller module, we implemented the concept of Priority Interrupts.

This Interrupt Priority is very much important in DSP processors because we have so many priorities for interrupts with hardware and software interrupts, maskable and non-maskable interrupts.

Priority Order

- The non-maskable interrupts have the highest priority.
- Next priority is for external hardware-initiated maskable interrupts.
- Next priority is for internal hardware-initiated maskable interrupts.
- Software interrupt has the lowest priority.

Verilog code for Priority Interrupts

```
case(IFR)
16'bxxxxxxxxxxxxxx10:IMR<=16'b00000000000000010;
16'bxxxxxxxxxxxx1000:IMR<=16'b0000000000001000;
16'bxxxxxxxxxxx10000:IMR<=16'b00000000000010000;
16'bxxxxxxxxx100000:IMR<=16'b0000000000100000;
16'bxxxxxxxx1000000:IMR<=16'b0000000001000000;
16'bxxxxxxx10000000:IMR<=16'b0000000010000000;
16'bxxxxxxx100000000:IMR<=16'b00000001000000000;
16'bxxxxxx1000000000: IMR<=16'b00000010000000000;
16'bxxxxx10000000000: IMR<=16'b0000010000000000;
16'bxxxx100000000000: IMR<=16'b0000100000000000;
16'bxxx1000000000000: IMR<=16'b00010000000000000;
16'bxx10000000000000: IMR<=16'b0010000000000000;
16'bx100000000000000: IMR<=16'b0100000000000000;
16'b1000000000000000: IMR<=16'b10000000000000000;
default: IMR<=16'h0000;
endcase
```

Synthesis in ISE:

This modified Verilog code of DSP processor has been simulated and synthesized in Xilinx ISE software.

Simulation results, synthesis summary and reports have been generated and studied.

Simulation and Results:


PC and Respective Instruction




LOAD DATA POINTER, STORE, LOAD




LOAD ACCUMULATOR, ADD, SUB




LOAD TREG, MULTIPLY



INTERRUPT INTERPOLATOR




INTERRUPT DECIMATOR




INTERRUPT MAC




INTERRUPT TIMER




FLAGS FOR PIPELINING




ISE SIMULATION OUTPUT




INTERRUPT PRIORITY



VIVADO RTL SCHEMATIC



ISE RTL SCHEMATIC



Summary and Reports:

ISE SUMMARY

DSP_NEW11 Project Status (07/28/2023 - 15:55:54)			
Project File:	NEW_DSP.xise	Parser Errors:	No Errors
Module Name:	DSP_NEW11	Implementation State:	Placed and Routed
Target Device:	xc7vx485t-2ffg1761	•Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	386 Warnings (366 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	•Final Timing Score:	0 (Timing Report)

	Performance Summary			Ŀ
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:	All Constraints Met			

		Detailed Reports			Ŀ
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Fri Jul 28 15:52:35 2023	0	<u>164 Warnings (144 new)</u>	21 Infos (21 new)
Translation Report	Current	Fri Jul 28 15:52:50 2023	0	0	0
Map Report	Current	Fri Jul 28 15:54:24 2023	0	216 Warnings (216 new)	7 Infos (7 new)
Place and Route Report	Current	Fri Jul 28 15:55:30 2023	0	6 Warnings (6 new)	3 Infos (3 new)
Power Report					
Post-PAR Static Timing Report	Current	Fri Jul 28 15:55:53 2023	0	0	4 Infos (4 new)
Bitgen Report					

	Secondary Reports		Ŀ
Report Name	Status	Generated	
ISIM Simulator Log	Out of Date	Fri Jul 28 15:47:48 2023	

Date Generated: 07/28/2023 - 16:16:38

SYNTHESIS REPORT

```
Synthesis Options Summary
---- Source Parameters
Input File Name : "Do
Ignore Synthesis Constraint File : NO
                                                                               : "DSP_NEW11.prj"
--- Target Parameters
Output File Name
Output Format
Target Device
                                                                             : "DSP_NEW11"
: NGC
: xc7vx485t-2-ffg1761
--- Source Options
Top Module Name
Automatic FSM Extraction
                                                                            : DSP_NEW11
                                                                             : YES
PSM Encoding Algorithm
Safe Implementation
PSM Style
RAM Extraction
                                                                               : Auto
                                                                               : Yes
RAM Extraction
RAM Style
ROM Extraction
Shift Register Extraction
ROM Style
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
Use DSP Block
                                                                               : Auto
: Yes
: YES
                                                                               : Auto
                                                                    : 2
: Auto
: No
Automatic Register Balancing
--- Target Options
LUT Combining
Reduce Control Sets
Add IO Buffers
Slobal Maximum Panout
Add Ceneric Clock Buffer(BUFG)
Register Duplication
Optimize Instantiated Primitives
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs
Equivalent register Removal
                                                   : Auto
: Auto
: YES
: 100000
                                                                            : 32
: YES
: NO
: Auto
                                                                 : Auto
: Auto
: Auto
: YES
--- General Options
Optimization Coal
Optimization Effort
Power Reduction
Keep Hierarchy
Natlist Hierarchy
                                                                            : Speed
                                                                               : NO
                                                                               : No
: As Optimized
: Yes
: AllClockNets
: YES
: NO
                                                                               : NO
                                                                            : 100
```

DEVICE UTILIZATION SUMMARY

```
Device Utilization Summary:
            Number of Slice Registers:
Number of Slice Registers:
Number used as Flip Flops:
Number used as Latches:
Number used as Latches:
Number used as Latches:
Number used as Latches:
Number used as AND/OR logics:
Number used as Iogic:
Number used as logic:
Number used of output only:
Number used of output only:
Number used as ROM:
Number used as Momory:
Number used as Momory:
Number used as Dual Port RAM:
Number using 05 output only:
Number using 06 output only:
Number using 05 output only:
Number using 05 output only:
Number using 05 output only:
Number used as Slift Register:
Number used as Slift Register:
Number used exclusively as route-thrus:
Number with same-slice carry load:
    Slice Logic Utilization:
                                                                                                                                                                                                                                                                                                                             441 out of 607,200
441
                                                                                                                                                                                                                                                                                                         1,824 out of 303,600
1,786 out of 303,600
1,557
36
193
                                                                                                                                                                                                                                                                                                                34 out of 130,800
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              15
 Slice Logic Distribution:
Number of occupied Slices:
Number of LUT Plip Flop pairs used:
Number with an unused Plip Flop:
Number with an unused LUT:
Number of fully used LUT-FP pairs:
Number of fully used LUT-FP pairs:
Number of slice register sites lost
to control set restrictions:

856 out of 75,900 15
1,970 78
146 out of 1,970 75
273 out of 1,970 135
                  A LUT Plip Plop pair for this architecture represents one LUT paired with one Plip Plop within a slice. A control set is a unique combination of clock, reset, set, and enable signals for a registered element. The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails. OVERMAPPING of BRAM resources should be ignored if the design is over-mapped for a non-BRAM resource or if placement fails.
    IO Utilization:
Number of bonded IOBs:
IO Utilization:
Number of bonded IOBs:

Specific Peature Utilization:
Number of RAMB36E1/FIFO36E1s:
Number of RAMB36E1/FIFO36E1s:
Number of RAMB18E1/FIFO36E1s:
Number using RAMB18E1 only:
Number using RAMB18E1 only:
Number of BUFC/BUFCCTRLs:
Number of BUFC/BUFCCTRLs:
Number of BUFC/BUFCCTRLs:
Number of IDELAYE2/IDELAYE2 FINEDELAYs:
Number of IDELAYE2/IDELAYE2 FINEDELAYs:
Number of IDELAYE2/IDELAYE2 FINEDELAYs:
Number of IDELAYE2/OBLAYE2 FINEDELAYs:
Number of OLOGICE2/IDCGICE3/ISERDESE2s:
Number of OLOGICE2/GLOGICE3/OSERDESE2s:
Number of PHASER IN/PHASER OUT PHYS:
Number of PHASER IN/PHASER OUT PHYS:
Number of PHASER OUT/PHASER OUT PHYS:
Number of BUFFCEs:
Number of BUFFCEs:
Number of BUFFCEs:
Number of DAM PORTs:
Number of DAM PORTs:
Number of DAM PORTs:
Number of FRAME ECCS:
Number of FRAME ECCS:
Number of FRAME ECCS:
Number of FRAME ECCS:
Number of TREEZ COMMONS:
Number of TREEZ COMMONS:
Number of TREEZ COMMONS:
Number of TOELAYCTRLS:
Number of IDELAYCTRLS:
Number of IDELAYCTRLS:
Number of PHASER REFS:
Number of PLLE2 ADVs:
Number of PLLE2 ADVs:
Number of PLLE2 ADVs:
Number of STARTUPS:
Number of STARTUPS:
                                                                                                                                                                                                                                                                                                                                                                                                                             700 30%
                                                                                                                                                                                                                                                                                                                                         0 out of
                                                                                                                                                                                                                                                                                                                                         0 out of
0 out of
0 out of
                                                                                                                                                                                                                                                                                                                                            0 out of
                                                                                                                                                                                                                                                                                                                                           0 out of
                                                                                                                                                                                                                                                                                                                                           0 out of
                                                                                                                                                                                                                                                                                                                                           0 out of
                                                                                                                                                                                                                                                                                                                                           0 out of
                                                                                                                                                                                                                                                                                                                                           0 out of
                                                                                                                                                                                                                                                                                                                                           0 out of
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 05
                                                                                                                                                                                                                                                                                                                                           0 out of
                                                                                                                                                                                                                                                                                                                                            0 out of
```

TIMING REPORT

Clock to Setup on destination clock CLK

Source Clock	The state of the s	c:Fall Src:Rise t:Rise Dest:Fall	
CLK	[6.756]	0.754	i

Pad to Pad	•		
	Destination Pa		
CLK	scl	-+-	7.617
RST	IPRDB<0>	1	9.5461
RST	PRDB<0>	1	8.4351
RST	IPRDB<8>	1	7.0941
RST	IPRDB<9>	-	6.7921
	PRDB<9>	1	
RST	PRDB<10>	1	6.784 6.852
RST	PRDB<11>		7.1361
RST	PRDB<12>	1	7.1401
RST	PRDB<13>	-	6.7971
RST	PRDB<14>	-	7.0411
RST		-	
RST	frd_en	1	7.038
KOI	ready	- 1	12.013
			+

Various Summary and Reports generated by Xilinx ISE for synthesis are studied.

Conclusion:

The modified DSP processor has set of instructions defined in initial block inside Program memory with pipelining and Interrupt controller module with Priority Interrupts. Then it has been synthesized in Xilinx ISE software successfully with no errors. In this project, I learnt a lot about this DSP processor and its architecture with good understanding in program memory, data memory, decode block, execute block, Interrupt controller unit, and interrupt priority. Also, I learnt about how Interrupts and ISR address works. Finally, This project has helped me to improve my knowledge in Verilog and use of engineering software Xilinx vivado and ISE. This modified 16-bit fixed point DSP processor can be implemented widely and has so many applications.