

# 3 Stage Pipeline

Group 9:

CS14B023 Rahul Kejriwal

CS13B005 Bharat Sai Botta

CS16S033 Debanjan Ghatak

## 1. Work Split:


Team Member	Work Share
Rahul Kejriwal	<ol style="list-style-type: none"><li>1. Designed architecture and module interfaces.</li><li>2. Building module for 'Register File' unit.</li><li>3. Building module for 'Decode Instruction and Fetch Operands' unit.</li><li>4. Building corresponding testbenches.</li><li>5. Helping Ghatak for 'Execute and Store Back' unit.</li></ol>
Bharat Sai Botta	<ol style="list-style-type: none"><li>1. Building module for 'Fetch Instruction'.</li><li>2. Building corresponding testbenches.</li></ol>
Debanjan Ghatak	<ol style="list-style-type: none"><li>1. Building module for 'Execute and Store Back' unit.</li><li>2. Building corresponding testbenches.</li></ol>

## 2. Assumptions:

- a. We assume that the 'Fetch instruction' unit and the 'Execute and Store Back' (for LOAD/STORE instructions) don't use the same memory address in the same cycle. [As PS says one read/write port per memory address]
- b. All units finish their entire work within one clock cycle. [What this means, is that say 'Decode Instruction and Fetch Operands' takes 5ns and 'Execute and Store Back' takes 10 ns then the cycle width/duration is greater than 10ns. The cycle duration is large enough for each unit to finish their respective work for their current instruction within that cycle itself.]
- c. We are not using any delays (#n) in the verilog code. We do not worry about balancing the time taken by each pipeline stage to improve throughput.
- d. Register values can be changed during a cycle (not only on posedges). But register status bits change only on posedges.

### 3. System Architecture:

- a. Here, is the system architecture schematic showing the interfaces between the modules:



- b. Description of Modules (and variables used in the schematic):

Module	Core Components	Input	Output
<b>Fetch Instruction Unit</b>	<ol style="list-style-type: none"> <li>Program Counter</li> <li>Instruction Register</li> </ol>	<ol style="list-style-type: none"> <li>Instruction (to be executed)</li> </ol>	<ol style="list-style-type: none"> <li>Instruction Address (to be read)</li> <li>Instruction (transfer to next unit)</li> </ol>
<b>Decode &amp; Fetch Operand Unit</b>		<ol style="list-style-type: none"> <li>Instruction (to be decoded)</li> <li>Value of 2 source registers, srcRegVal1 and srcRegVal2</li> <li>Status of the 2 source registers, i.e., whether they are being computed by the Execute Unit currently, inuse1 and inuse2</li> </ol>	<ol style="list-style-type: none"> <li>Source register address, srcReg1 and srcReg2 (to be read)</li> <li>Destination register address, nextDestReg (to set inuse bit)</li> <li>Opcode of instruction, opcode</li> <li>Destination register address, destReg for next instruction</li> <li>Source register values, srcVal1 and srcVal2</li> <li>Address of memory location in case of LOAD/Store</li> <li>Inuse bits for source registers, used1 and used2</li> </ol>

<b>Register File</b>	<ol style="list-style-type: none"> <li>16-bit registers x16</li> <li>Inuse bits x16</li> </ol>	<ol style="list-style-type: none"> <li>Source register address, srcReg1 and srcReg2 (to be read)</li> <li>Destination register address of next instruction (to set inuse bit)</li> <li>Destination register address of current instruction, destReg and value to be stored there, destVal</li> </ol>	<ol style="list-style-type: none"> <li>Value of 2 source registers, srcRegVal1 and srcRegVal2</li> <li>Status of 2 source registers, i.e., whether are being computed by the Execute Unit currently, inuse1 and inuse2</li> </ol>
<b>Execute &amp; Store Back Unit</b>	<ol style="list-style-type: none"> <li>LastDestVal (stores the value computed in the last cycle)</li> </ol>	<ol style="list-style-type: none"> <li>Opcode of instruction, opcode</li> <li>Destination register address, destReg for next instruction</li> <li>Source register values, srcVal1 and srcVal2</li> <li>Address of memory location in case of LOAD/Store</li> <li>Inuse bits for source registers, used1 and used2</li> <li>Memory read value for LOAD instruction</li> </ol>	<ol style="list-style-type: none"> <li>Memory write value for STORE instruction</li> <li>Memory address for LOAD/STORE instruction</li> <li>Destination register address, destReg</li> <li>Destination register value, destVal</li> </ol>

- c. writeNow, writeDone and readReq, valueReady are synchronization signals between Execute unit and Register File and Memory respectively.
- d. Processor Status Word is maintained outside the modules in the top level module Processor. It's value changes only at posedges.
- e. Opcode maps:
  - i. 0000 - NOP
  - ii. 0001 - HLT
  - iii. 0010 - ADD
  - iv. 0011 - SUB
  - v. 0100 - MUL
  - vi. 0101 - SL
  - vii. 0110 - SR
  - viii. 0111 - AND
  - ix. 1000 - OR
  - x. 1001 - NOT
  - xi. 1010 - XOR
  - xii. 1011 - Unused
  - xiii. 1100 - Unused
  - xiv. 1101 - Unused
  - xv. 1110 - Load
  - xvi. 1111 - Store