3 Stage Pipeline

Group 9: CS14B023 Rahul Kejriwal CS13B005 Bharat Sai Botta CS16S033 Debanjan Ghatak

1. Work Split:


Team Member	Work Share
Rahul Kejriwal	 Designed architecture and module interfaces. Building module for 'Register File' unit. Building module for 'Decode Instruction and Fetch Operands' unit. Building corresponding testbenches. Helping Ghatak for 'Execute and Store Back' unit.
Bharat Sai Botta	 Building module for 'Fetch Instruction'. Building corresponding testbenches.
Debanjan Ghatak	Building module for 'Execute and Store Back' unit. Building corresponding testbenches.

2. Assumptions:

- a. We assume that the 'Fetch instruction' unit and the 'Execute and Store Back' (for LOAD/STORE instructions) don't use the same memory address in the same cycle. [As PS says one read/write port per memory address]
- b. All units finish their entire work within one clock cycle. [What this means, is that say 'Decode Instruction and Fetch Operands' takes 5ns and 'Execute and Store Back' takes 10 ns then the cycle width/duration is greater than 10ns. The cycle duration is large enough for each unit to finish their respective work for their current instruction within that cycle itself.]
- c. We are not using any delays (#n) in the verilog code. We do not worry about balancing the time taken by each pipeline stage to improve throughput.
- d. Register values can be changed during a cycle (not only on posedges). But register status bits change only on posedges.

3. System Architecture:

a. Here, is the system architecture schematic showing the interfaces between the modules:



b. Description of Modules (and variables used in the schematic):

Module	Core Components	Input	Output
Fetch Instruction Unit	Program Counter Instruction Register	Instruction (to be executed)	Instruction Address (to be read) Instruction (transfer to next unit)
Decode & Fetch Operand Unit		 Instruction (to be decoded) Value of 2 source registers, srcRegVal1 and srcRegVal2 Status of the 2 source registers, i.e., whether they are being computed by the Execute Unit currently, inuse1 and inuse2 	 Source register address, srcReg1 and srcReg2 (to be read) Destination register address, nextDestReg (to set inuse bit) Opcode of instruction, opcode Destination register address, destReg for next instruction Source register values, srcVal1 and srcVal2 Address of memory location in case of LOAD/Store Inuse bits for source registers, used1 and used2

Register File	 1. 16-bit registers x16 2. Inuse bits x16 	 Source register address, srcReg1 and srcReg2 (to be read) Destination register address of next instruction (to set inuse bit) Destination register address of current instruction, destReg and value to be stored there, destVal 	 Value of 2 source registers, srcRegVal1 and srcRegVal2 Status of 2 source registers, i.e., whether are being computed by the Execute Unit currently, inuse1 and inuse2
Execute & Store Back Unit	1. LastDestVal (stores the value computed in the last cycle)	 Opcode of instruction, opcode Destination register address, destReg for next instruction Source register values, srcVal1 and srcVal2 Address of memory location in case of LOAD/Store Inuse bits for source registers, used1 and used2 Memory read value for LOAD instruction 	 Memory write value for STORE instruction Memory address for LOAD/STORE instruction Destination register address, destReg Destination register value, destVal

- c. writeNow, writeDone and readReq, valueReady are synchronization signals between Execute unit and Register File and Memory respectively.
- d. Processor Status Word is maintained outside the modules in the top level module Processor. It's value changes only at posedges.
- e. Opcode maps:
 - i. 0000 NOP
 - ii. 0001 HLT
 - iii. 0010 ADD
 - iv. 0011 SUB
 - v. 0100 MUL
 - vi. 0101 SL
 - vii. 0110 SR
 - viii. 0111 AND
 - ix. 1000 OR
 - x. 1001 NOT
 - xi. 1010 XOR
 - xii. 1011 Unused
 - xiii. 1100 Unused
 - xiv. 1101 Unused
 - xv. 1110 Load
 - xvi. 1111 Store