

# System Bus Design

Department of Electronic & Telecommunication Engineering University of Moratuwa.

# CONTENTS

. Signal List	• • • • • • •	. 6
Top Module Verification		. 6
2.1. Bus Architecture Diagram		. 6
2.2. Top Module Architecture Diagram	• • • • • • •	. 8
2.3. Top Module Test Cases		. 8
2.4. Bus Module Source Code		10
2.5. Top Module Source Code		12
2.6. Top Module & Bus Module Diagram		13
. Address Decoder Verification		14
3.1. Address Decoder Source Code		14
3.2. Address Decoder Test Cases		15
3.3. Address Decoder Diagram		16
Bus Master Verification		17
4.1. Master Source Code		17
4.2. Master Test Cases		20
. Slave Verification		24
5.1. Split Response Timing diagram		24
5.2. Write Function Timing Diagram		25
5.3. Read Function Timing Diagram		26
5.4. Slave Source Code		26
Arbiter Verification		33
6.1. Arbiter Source Code		33
6.2. Arbiter Test Cases		36
. Appendix		39
7.1. Bus Module Test Bench		39
7.2. Two to One Mux for Write Data		43
7.3. Three to one mux for Address		44
7.4. Three to One Mux for response		44
7.5. Test Case 1 - Verifying the Reset		45
7.6. Test Case 2 - One Master Request the Bus		46
7.7. Test Case 3 - Both Masters Request the Bus		46
7.8. Test Case 4 - Split Transaction		47

# TABLE OF FIGURES

Figure	2-1 -	Bus architecture diagram7
Figure	2-2 -	Top module test cases simulation 10
Figure	2-3 -	Bus module diagram
Figure	2-4 -	Top module diagram
Figure	3-1 -	Test case 1
Figure	3 - 2 -	Test case 2
Figure	3-3 -	Test case 3 16
Figure	3 - 4 -	Test case 4 16
Figure	3-5 -	Address decoder diagram 16
Figure	4-1 -	Write operation simulation diagram 21
Figure	4-0-1	- Read operation simulation diagram 23
Figure	5-1 -	Split response simulation 24
Figure	5-2 -	Write function simulation
Figure	5-3	
Figure	5-4 -	Read function simulation

Signal	From	То	Task
clk		Bus	This clock times all bus transfers. All signal timings are related to the rising edge of HCLK
sb_lock_m1	Master 1	Arbiter	Lock request
req1	Master 1	Arbiter	Request for bus
req2	Master 2	Arbiter	Request for bus
Sb_lock_m2	Master 2	Arbiter	Lock request
resp0	Slave 0	Mux3-1_Resp	Response from slave 0
resp1	Slave 1	Mux3-1_Resp	Response from slave 1
resp2	Slave 2	Mux3-1_Resp	Response from slave 2
Resp	Mux3-1_Resp		
HADDR_M1 [14:0]	Master 1	ADD_mux (This is a 2 to 1 mux for address & control)	Address from master 1
HADDR_M2 [14:0]	Master 2	ADD_mux	Address from master 2
HADDR [14:0]	ADD_mux	Decoder	For slave selection first 2 bits specify the slave 00 - slave 0 01 - slave 1 10 - slave 2
RDATA_S0 [31:0]	Slave 0	Read mux (This is a 3-1 mux for read data)	Getting read data from slave 0
RDATA_S1 [31:0]	Slave 1	Read mux	Getting read data from slave 1

RDATA_S2	Slave 2	Read mux	Getting read
[31:0]		read man	data from slave
			2
WDATA_M1	Master 1	Write data mux	Getting write
[31:0]			data from master
			1
WDATA_M2	Master 2	Write data mux	Getting write
[31:0]			data from master
			1
Sb_split_ar	Slave	Arbiter	
[1:0]	D 1	M. 2 1 D	G 1 ! 1
sel_slave	Decoder	Mux3-1_Resp Read mux	Sending slave selection data
[1:0]		Read mux	to mux
WDATA	Write data mux	Slave	Sending write
[31:0]	Wiite data max	Bidve	data to slave
gnt1	Arbiter	Master 1	Grant the master
			1
			( master 1 -
			granted
			master 2 - not
			granted )
gnt2	Arbiter	Master 2	Grant the master
			2.
			( master 1 - not
			granted master 2 -
			granted )
Sb_masters	Arbiter	ADD_mux	Specify the
[1:0]		(Address mux)	selected master.
			00 - no master
			01 - master 1
			10 - master 2
Sb_mastlock	Arbiter	Slave	1 - lock
77.454	<b>D</b> 1		0 - no lock
RDATA	Read mux	Master	Data bus carries
[31:0]			read data from mux to master
se1_0	Decoder	Slave 0	1 - selected
BC1_0	Decoder	Biave o	0 - not selected
			list beleeted
sel_1	Decoder	Slave 1	1 - selected
			0 - not selected
se1_2	Decoder	Slave 2	1 - selected
ρ <u></u> ΕΤ <u></u> Γ	Decoder	DIAVE Z	0 - not selected
			o not beleeted
sel_slave	Decoder	Mux3-1_Resp	Sending slave
[1:0]	200001	Read mux	selected data to
			muxes
			00 - slave 0
	· · · · · · · · · · · · · · · · · · ·		

		01 - slave 1 10 - slave 2
WDATA [31:0]	Write data mux	Sending write data to slave

# 1. Signal List

The following table gives an insight to the signals that we have used in our bus architecture.

# 2. Top Module Verification

In our design we created our bus using Verilog in two stages. First we created top module using 3 mux and a decoder. Then we created our bus by instantiating the top module and the arbiter.

# 2.1. Bus Architecture Diagram





Figure 2-1 – Bus architecture diagram

### 2.2. Top Module Architecture Diagram




# 2.3. Top Module Test Cases

We have simulated our top module corresponding to many input senarios. Within each input set is kept for 50 ns. And then switched to another input set.

- rst- Reset
- sb\_lock\_ml Master 1 request to lock the bus
- sb\_lock\_m2 Master 2 request to lock the bus
- req1 request to get the bus by master 1
- req2 request to get the bus by master 2
- resp Respond from slave to arbiter resp=3 means the Split
- sb\_split\_ar This indicates the Splitx operation.
  - 1. Test Case 1 Reset Test(rst=1, sb\_lock\_m1=0,
     sb\_lock\_m2=0, req1=0, req2=1)
  - 2. Test Case 2 One master request(rst=1, sb\_lock\_m1=0, sb\_lock\_m2=0, req1=0, req2=1)

- 3. Test Case 3 (rst=0, sb\_lock\_m1=0, sb\_lock\_m2=0, req1=0,
   req2=1)
- 4. Test Case 4 (rst=0, sb\_lock\_m1=1, sb\_lock\_m2=0, req1=1, req2=0)
- 5. Test Case 5 (rst=0, sb\_lock\_m1=1, sb\_lock\_m2=0, req1=0, req2=1)
- 6. Test Case 6 (rst=0, sb\_lock\_m1=0, sb\_lock\_m2=0, req1=0, req2=1)
- 7. Test Case 7 Two Master Request(rst=0, sb\_lock\_m1=0, sb\_lock\_m2=0, req1=1, req2=1)
- 8. Test Case 8 (rst=0, sb\_lock\_m1=0, sb\_lock\_m2=0, req1=0, req2=1)
- 9. Test Case 9 Split(rst=0, sb\_lock\_m1=0, sb\_lock\_m2=0, req1=0, req2=1,resp=3)
- 10. Test Case 10 Splitx(rst=0, sb\_lock\_m1=0,
   sb\_lock\_m2=0, req1=0, req2=1,resp=3,sb\_split\_ar=2)
- 11. Test Case 11- Two Master Request(rst=0, sb\_lock\_m1=0,
   sb\_lock\_m2=0, req1=1, req2=1,resp=3,sb\_split\_ar=2)

Here Test Case 9 and 10 demonstrate the Split transaction scenario.



2.4. Bus Module 2-2 Stoured tes Costs elimilation

```
module Bus (
input wire clk,
input wire rst,//reset
input wire sb lock m1,//lock request from m1 to arbiter
input wire req1,//request to aquire the bus from Master1
input wire req2,//request to aquire the bus from Master2
input wire sb lock m2,//lock request from m2 to arbiter
input wire [1:0] resp,//Responce from mux
input wire [1:0] resp0,//responce from slave 0
input wire [1:0] resp1,//responce from slave 1
input wire [1:0] resp2,//responce from slave 2
input wire [13:0] HADDR M1,//Address of Master 1
input wire [13:0] HADDR_M2,//Address of Master 2
input wire [31:0] RDATA_SO,//Read Data from Slave 0
input wire [31:0] RDATA_S1,//Read Data from Slave 1
input wire [31:0] RDATA S2,//Read data from Slave 2
input wire [31:0] WDATA_M1,//Write data from M1
input wire [31:0] WDATA_M2,//Write data from M2
input wire [1:0] sb split ar,//Splitx from slave to arbiter 01-GNT Master 1
// 10-GNT Mater 2
output wire gnt1,// Grant for Master 1
output wire gnt2,//Grnt for Master 2
output wire [1:0] sb masters,//00 - No master // 01 - Master 1 // 10 - Master
output wire sb mastlock,//output from arbiter about master lock 1- lock 0-
no lock to all slaves
output wire [31:0] RDATA,//Read data from slave mux
output wire [13:0] HADDR, // Address from Address mux
output wire sel 0,//input to slave 0 about its selection 1 -selected
output wire sel_1,
output wire sel 2,
output wire [1:0] sel slave,// from Decoder about the slave selected
output wire [31:0] WDATA//Write data from write data mux
);
    Arbiter Arbiter Instance(clk,
    rst,
    req1,
    sb lock m1,
    reg2,
     sb lock m2.
     sb split ar,
     resp,
     gnt1,
     gnt2,
     sb masters,
     sb mastlock
     );
    top module top module instance(
         resp0,
         resp1,
         resp2,
         HADDR M1,
         HADDR M2,
         RDATA SO,
         RDATA S1,
```


```
sb_masters,
RDATA_S2,
WDATA_M1,
WDATA_M2,
resp,
RDATA,
HADDR,
sel_0,
sel_1,
sel_slave,
sel_2,
WDATA
);
```

#### Endmodule


# 2.5. Top Module Source Code

```
module top module(
    input wire [1:0] resp0,
    input wire [1:0] resp1,
    input wire [1:0] resp2,
    input wire [13:0] HADDR M1,
    input wire [13:0] HADDR M2,
    input wire [31:0] RDATA SO,
    input wire [31:0] RDATA S1,
    input wire [1:0] sel,
    input wire [31:0] RDATA S2,
    input wire [31:0] WDATA M1,
    input wire [31:0] WDATA_M2,
    output wire [1:0] resp,
    output wire [31:0] RDATA,
    output wire [13:0] HADDR,
    output wire sel_0,
    output wire sel 1,
    output wire [1:0] sel slave,
    output wire sel 2,
    output wire [31:0] WDATA
    mux2 1 ADD MUX(HADDR M1, HADDR M2, sel, HADDR);
    Decoder1_3 Dec(HADDR,sel_0,sel_1,sel_2,sel_slave);
    Mux 3 1 ReadMux (RDATA S0, RDATA S1, RDATA S2, sel slave, RDATA);
    Mux 3 1 Resp RespMux(resp0, resp1, resp2, sel slave, resp);
    Mux 2 1 Write Data WriteDataMux (WDATA M1, WDATA M2, sel, WDATA);
endmodule
```

# 2.6. Top Module & Bus Module Diagram



 $Figure\ 2\text{--}3-Bus\ module\ diagram$ 



 $Figure\ 2\text{-}4-Top\ module\ diagram$ 

#### Address Decoder Verification

### 3.1. Address Decoder Source Code

```
module Decoder1 3(
inp Addr,// This is the input address from the Address mux
rst,//Reset
sel\ s0,// Select pin that goes to slave0 this goes high when slave 0 selected
sel s1,//Select pin that goes to slave1 this goes high when slave 1 selected
sel s2,//Select pin that goes to slave2 this goes high when slave 2 selected
sel\_slave//This is a indication to ReadMux and RespMux about the slave
selected 00-Slave 0 01-Slave 1 10 -Slave 2
    );
 input [13:0] inp Addr;
 input rst;
 output sel s0;
 output sel_s1;
 output sel_s2;
 output [1:0] sel_slave;
 reg sel_s0;
 reg sel s1;
 reg sel s2;
 reg [1:0] sel slave;
 always @ (inp Addr or rst)
 begin : MUX
   if (inp Addr[13:12] == 2'b00 && rst != 1) begin
       sel s0=1;
       sel s1=0;
       sel s2=0;
       sel slave=0;
   end else if(inp Addr[13:12] == 2'b01 && rst != 1) begin
       sel s0=0;
          sel s1=1;
          sel_s2=0;
       sel slave=1;
   end else if(inp Addr [13:12] == 2'b10 && rst != 1)
        begin
        sel s0=0;
                  sel s1=0;
                  sel s2=1;
        sel slave=2;
        end
        else if(rst ==1)
        begin
        sel s0=0;
                sel s1=0;
                 sel s2=0;
        sel slave=3;
        end
        else
        begin
        sel s0=1;
               sel s1=0;
               sel s2=0;
```

```
sel_slave=0;
end
```

#### end endmodule

- 3.2. Address Decoder Test Cases
- 1. Address is to Slave 0 ( inp\_Addr=0'b00111111111111 )




Figure 3-1 – Test case 1

2. Address is to Slave 1 ( inp\_Addr=0'b01111111111111)




Figure 3-2 – Test case 2

3. Address is to Slave 2 ( inp\_Addr=0'b10111111111111 )




Figure 3-3 – Test case 3

4. Reset Verification ( rst = 1 )



Figure 3-4 – Test case 4

# 3.3. Address Decoder Diagram




Figure 3-5 - Address decoder diagram

## 4. Bus Master Verification

#### 4.1. Master Source Code

```
//Transfer types
                  2'd0
`define NON SEQ
`define SEQ 2'd1 
`define BUSY 2'd2
`define IDLE TRANS 2'd3
//Response types
`define OKAY 2'b00
`define ERROR 2'b01
`define RETRY 2'b10
`define SPLIT 2'b11
//Burst types
`define BURST SINGLE 2'b00
`define BURST INCR4 2'b01
`define BURST INCR8 2'b10
//width of the transfer
`define SIZE BYTE 2'b00
`define SIZE HALFWORD 2'b01
`define SIZE_WORD 2'b10
module Master (
    input clk,
    input resetn,
    input b grant,
    input b ready,
    input [1:0] b resp,
    input [31:0] b rData,
    output reg b req,
    output reg b lock,
    output reg [1:0] b_trans,
    output reg [4:0] b_control,
    output reg [13:0] b addr,
    output reg [31:0] b wData,
    //inputs for testing
    input u req,
    input u lock,
    input [1:0] u_transSize,
    input [1:0] u burst,
    input u write,
    input [13:0] u addr,
    input [31:0] u_wData
    );
    //local params
    localparam STATE WIDTH = 3;
    localparam [STATE WIDTH-1:0] STATE IDLE = 0;
```

```
localparam [STATE WIDTH-1:0] STATE REQ
localparam [STATE_WIDTH-1:0] STATE_TRANS_BEGIN = 2;
localparam [STATE WIDTH-1:0] STATE TRANS = 3;
localparam [STATE WIDTH-1:0] STATE TRANS END = 4;
localparam [STATE WIDTH-1:0] STATE SPLIT = 5;
reg [3:0] beat counter;
reg [13:0] Addr;
reg [31:0] RData; //to read the data from b rData
reg [2:0] Addr inc;
reg [STATE WIDTH-1:0] state;
initial begin
   state = STATE IDLE; //initially idle state
end
always @(posedge clk) begin
   if(!resetn) begin
       beat counter <= 4'b0;</pre>
               <= 1'b0;
       b req
                   <= 1'b0; //master has lock
       b lock
       b_trans <= `IDLE_TRANS; // in idle state
b_addr <= 14!b0:
       b addr
                   <= 14'b0;
   end
   else begin
       if(u req && state==STATE IDLE) state = STATE REQ;
       case (state)
           STATE IDLE: begin
               beat counter <= 4'b0;</pre>
               b_req <= 1'b0;
               end
           STATE REQ : begin
               b req <= u req;
               b lock <= u_lock;</pre>
               if(b grant) begin
                   state <= STATE_TRANS BEGIN;</pre>
                   Addr <= u addr;
                   b req <= 0;
                   b lock <= 0; //master has no lock</pre>
                   case(u burst) //burst mode
                        BURST SINGLE: beat counter <= 4'b0001;
                        `BURST INCR4 : beat counter <= 4'b0100;
                       `BURST INCR8 : beat_counter <= 4'b1000;
                   endcase
                   case(u transSize) // HSIZE
                        `SIZE BYTE : Addr inc <= 32'd1;
                       `SIZE HALFWORD: Addr inc <= 32'd2;
                       `SIZE WORD : Addr inc <= 32'd4;
```

```
endcase
                     end
                 end
                 STATE TRANS BEGIN: begin
                     if(b ready) begin
                          b trans <= `NON SEQ; // non sequence state in trans</pre>
begin
                          b_addr <= Addr;</pre>
                          b control <= {u write,u transSize,u burst}; //</pre>
write-1bit transsize-2bit burst-2bit
                          Addr <= Addr + Addr inc;
                          beat counter <= beat counter-1;</pre>
                         state <= (beat counter-1 == 4'b0)?</pre>
STATE TRANS END: STATE TRANS;
                     end
                 end
                 STATE TRANS: begin
                     if(b ready && b resp == `OKAY) begin
                        b trans <= `SEQ; // sequence in trans
                        b addr <= Addr;</pre>
                        Addr <= Addr + Addr inc;
                        b control <= {u write,u transSize,u burst};</pre>
                        beat counter <= beat counter -1;
                        state <= (beat counter-1 == 4'b0)?</pre>
STATE TRANS END: STATE TRANS;
                        if(u write) b wData <= u wData; //write the data</pre>
                        else RData <= b_rData; //read the data</pre>
                     else if(b_resp == `ERROR) state <= STATE_IDLE;</pre>
                     else if(b resp == `SPLIT) state <= STATE SPLIT;</pre>
                 end
                 STATE TRANS END: begin
                    if(b ready && b resp == `OKAY) begin
                        beat_counter <= 4'b0;</pre>
                                 <= 1'b0;
                        b req
                                     <= 1'b0; //master has lock
                        b lock
                                     <= `IDLE TRANS; //idle in end of trans</pre>
                        b trans
                                     <= 14'b0;
                        b addr
                                      <= STATE IDLE;
                        if(u write) b wData <= u wData; //write the data</pre>
                        else RData <= b rData; //read the data</pre>
                    end
                    else if(b resp == `ERROR) state <= STATE IDLE;</pre>
                    else if(b resp == `SPLIT) state <= STATE SPLIT;</pre>
                 end
                 STATE SPLIT: begin
                     if(b grant && beat counter==4'b0) state <=</pre>
STATE TRANS END;
```

```
else if(b_grant) state <= STATE_TRANS;
end
endcase
end</pre>
```

end

endmodule

#### 4.2. Master Test Cases

#### 1. Write operation

```
module writeOperation();
    reg clk;
    reg resetn;
    reg b grant;
    reg b ready;
    reg [\overline{1}:0] b resp;
    reg [31:0] b rData;
    wire b req;
    wire b lock;
    wire [1:0] b_trans;
    wire [4:0] b control;
    wire [13:0] b_addr;
    wire [31:0] b_wData;
    reg u_req;
    reg u_lock;
    reg [1:0] u transSize;
    reg [1:0] u_burst;
    reg u_write;
    reg [13:0] u addr;
    reg [31:0] u wData;
    Master master(.clk(clk), .resetn(resetn), .b_grant(b_grant),
.b_ready(b_ready), .b_resp(b_resp), .b_rData(b_rData),
                     .b req(b req), .b lock(b lock), .b trans(b trans),
.b_control(b_control),
                     .b_addr(b_addr), .b_wData(b_wData), .u_req(u_req),
.u lock(u lock), .u transSize(u transSize),
                    .u burst(u burst), .u write(u write), .u addr(u addr),
.u wData(u wData) );
    always #1 clk=~clk;
    initial begin
        clk <= 0;
        resetn<=0;
       #5 resetn<=1;
    //write operation
```

```
u_req = 1;
u_lock = 0;
u_transSize = 2'b10;
u_burst = 2'b01;
u_write = 1; // write operation
u_addr = 32'd10;
u_wData = 32'd15;
b_grant = 1;
b_resp = 2'b00;
b_ready = 1;
```

#### endmodule





Figure 4-1 – Write operation simulation diagram

Input: 32'd15

Output: b\_wData (0000000f)

#### 1. Read operation

```
module readOperation();
reg clk;
reg resetn;
reg b grant;
reg b_ready;
reg [1:0] b resp;
reg [31:0] b rData;
wire b_req;
wire b lock;
wire [1:0] b trans;
wire [4:0] b control;
wire [13:0] b addr;
wire [31:0] b wData;
reg u_req;
reg u_lock;
reg [1:0] u transSize;
reg [1:0] u burst;
reg u write;
reg [13:0] u addr;
reg [31:0] u wData;
Master master(.clk(clk), .resetn(resetn), .b grant(b grant),
.b_ready(b_ready), .b_resp(b_resp), .b_rData(b_rData),
                .b_req(b_req), .b_lock(b_lock), .b_trans(b_trans),
.b control(b control),
                 .b_addr(b_addr), .b_wData(b_wData), .u_req(u_req),
.u_lock(u_lock), .u_transSize(u transSize),
                .u burst(u burst), .u write(u write), .u addr(u addr),
.u_wData(u_wData) );
always #1 clk=~clk;
initial begin
    clk <= 0;
    resetn<=0;
    #5 resetn<=1;</pre>
//read operation
    u req = 1;
    u lock = 0;
    u_transSize = 2'b10;
    u burst = 2'b01;
    u write = 0; // read operation
    u addr = 32'd10;
    b grant = 1;
    b resp = 2'b00;
    b ready = 1;
    b rData = 32'd16; //read Data Input
end
```



Figure~4-0-1-Read~operation~simulation~diagram

Input: 32'd10


Output: u\_wData(00000010)

#### 5. Slave Verification

There are three slaves for this bus design. Two of them has 2 K memory and the other one has 4 K memory. To recognize these slaves separately we use extra two bits from the master. Using a decoder, we recognize the relevant slave. Then the slave receives the relevant address. There is an algorithm in the Slave to remove first two bits and get the address. This slave does not support for the burst operation. This only support for the single transfer. This supports for the split transaction. We modelled that using a memory address. When master asks for the data in that memory address slave gives a split response.

### 5.1. Split Response Timing diagram

Here the master asks for the address 0'b0000000000. When Master asks for this address Slave gives a Split response.



 $Figure \ 5-1-Split\ response\ simulation$ 

### 5.2. Write Function Timing Diagram

Input Address: reg [13:0] ADDR=0'b0000000000001;




Figure 5-2 – Write function simulation




Figure 5-3 Memory locations in Slave

### 5.3. Read Function Timing Diagram

Input Address: reg [13:0] ADDR=0'b0000000000001;




Figure 5-4 – Read function simulation

#### 5.4. Slave Source Code

```
`define IDLE
                    3'b000
`define ACTIVE
                    3'b001
`define AGAIN
                    3'b010
`define LITTLE
                    3'b011
`define TIME PASS
                    3'b111
`define WRITE BURST 3'b100
`define READ BURST 3'b101
`define NON_SEQ
                    2'd0
                   2'd1
`define SEQ
`define BUSY
                   2'd2
`define IDLE TRANS 2'd3
`define OKAY 2'b00
`define ERROR 2'b01
`define RETRY 2'b10
`define SPLIT 2'b11
```

```
HWRITE,//Write signal if this is zero that means its read
operation
                     TRANS,//This is not used in our simulation
                     {\tt HSIZE}_{\:\raisebox{1pt}{\text{\circle*{1.5}}}}//{\tt This} is not used in our simulation
                     HBURST,//This is not used in our simulation
                     HWDATA, //Write data from write data mux
                     HRESETn,//Reset signal
                     HCLK,//Clock
                     HMASTER,//Master if 0- Master1 else master2
                     MASTLOCK//Indication whether their is a lock in current
transaction
);
output HREADY;
output [1:0] HRESP;
output [7:0] HRDATA;
output [1:0] HSPLITx;
input MASTLOCK;//Master lock 0-Master has no Lock 1- Master Has lock
input [1:0] TRANS;//Input value of Trans 00-Non Seq 01-Seq 11-Idle 10-Busy
input HSELx,HWRITE,HRESETn,HCLK;
input [13:0] ADDR;//14 Bit address First two bits to identify slave next 12
bits for addr in 11 bit addr slave first of 12 bit becomes zero
reg HMASTLOCK;
reg [11:0] HADDR;
input [7:0] HWDATA;
input [1:0] HSIZE;//00- 8 bit 01- 16 bit 10 - 32 bit
input [2:0] HBURST;
input HMASTER;//master 1 - master 2 -1
reg [1:0] HTRANS;
reg [7:0] HRDATA;
reg HREADY;
reg [1:0] HRESP;
reg [1:0] HSPLITx;
reg [4:0] local addr;
reg [3:0]SPLIT RESP;
reg [7:0] memory slave [2047:0]; //This is a 2K memory slave
reg[2:0] ps slave1,ns slave1;
initial
begin
ns slave1=`IDLE;
memory slave[8'b00000000]=8'd10;//Hardcoed Memory Values
memory slave[8'b00000001]=8'd20;
memory slave[8'b00000010]=8'd30;
HMASTLOCK=MASTLOCK;
end
integer count;
always @ (ADDR or MASTLOCK or ps slave1 or ns slave1 or HRESETn or
           HSELx or HWDATA or HWRITE )
begin
HADDR=ADDR[10:0];
case (ps slave1)
`IDLE :begin
         if(!HRESETn && HSELx==0)
         ns slave1=`IDLE;
```

```
else
         begin
        // HSELx=1'd1;
        HREADY=1'b1;
    //HMASTLOCK=1'b0;
       // HWRITE=1'b1;
         //HBURST=3'b001;
        // HADDR=$random %32;
         local addr=5'b0;
         ns slave1=`ACTIVE;
end
         end
`ACTIVE : begin
         if (HRESETN && HSELX && HWRITE && HREADY)
begin
         HREADY=1'b0;
         ns slave1=`WRITE BURST;
end
         else if (HRESETn && HSELx && !HWRITE && HREADY)
begin
         HREADY= 1'b0;
         ns slave1=`READ BURST;
end
         else if(!HREADY)
begin
         ns slave1=`AGAIN;
       HRESP= `RETRY;
end
         else
         ns slave1=`IDLE;
 end
`AGAIN : begin
         if (HREADY)
         ns slave1=`ACTIVE;
         else
         ns slave1=`LITTLE;
         end
`WRITE BURST : begin
         if (HRESETn && HSELx && HWRITE )
         case(HBURST)//Single Transfer is only used
         3'b000 : begin
                                         memory slave[HADDR] = HWDATA;
                                         HREADY=1'b1; HRESP= `OKAY;
                                         HTRANS=`NON SEQ;
                                         ns slave1=`IDLE;
                                      end //000--Single transfer
                        3'b001 : begin // incrementing Burst unspecified
Length
                                          memory slave[HADDR]=HWDATA;
                                          HADDR=HADDR+1;
                                          count=count+1;
                                             if(count<32)</pre>
                                                 ns slave1=`WRITE BURST;
                                             else
```

```
HREADY=1'b1;
                                                                      HRESP=
`OKAY;
                            ns slave1=`IDLE;
                                      end//001
                        3'b010 : begin // 4BEAT WRAPPING burst
memory slave[HADDR]=HWDATA;
                                                 HADDR=HADDR+4;
                                                count=count+1;
                                                 if (count==4)
                                                 begin
                               HREADY=1'b1; HRESP= `OKAY;
                                                 HADDR=local addr;
                                                    count=0;
                                                  ns slave1=`IDLE;
                                                 end//count<4
                                             else
                              ns slave1=`WRITE BURST;
                                  end//010
                            3'b011 : begin ///4 beat Incrementing Burst
                                             memory_slave[HADDR]=HWDATA;
                                             HADDR=HADDR+4;
                                             count=count+1;
                                             if(count<4)</pre>
                                                 ns slave1=`WRITE BURST;
                                             else
                            HREADY=1'b1;
                                               HRESP= `OKAY;
                                                 ns slave1=`IDLE;
                                              end//011
                                                    // 8 Beat Wrapping Burst
                            3'b100 : begin
                                                 memory slave[HADDR]=HWDATA;
                                                 HADDR=HADDR+4;
                                                count=count+1;
                                                 if(count==8)
                                                 begin
                              HREADY=1'b1; HRESP= `OKAY;
                                                 HADDR=local addr;
                                                     count=0;
                                                 ns slave1=`IDLE;
                                                 end//count<4
                                             else
                             ns slave1=`WRITE BURST;
                                  end//100
                            3'b101 : begin ///8 beat Incrementing Burst
                                             memory slave[HADDR]=HWDATA;
                                             HADDR=HADDR+4;
                                             count=count+1;
                                             if(count<8)</pre>
                                                 ns slave1=`WRITE BURST;
                                             else
                                                 HREADY=1'b1;HRESP= `OKAY;
                                                 ns slave1=`IDLE;
```

end//101

```
3'b110 : begin // 16 beat wrapping Burst
                                                memory slave[HADDR]=HWDATA;
                                                HADDR=HADDR+4;
                                                count=count+1;
                                                 if(count==16)
                                                begin
                              HREADY=1'b1;HRESP= `OKAY;
                                                 HADDR=local addr;count=0;
                                                 ns slave1=`IDLE;
                                                 end//count<4
                             ns slave1=`WRITE BURST;
                                         end//110
                            3'b111 : begin
                                            memory slave[HADDR]=HWDATA;
                                            HADDR=HADDR+4;
                                            count=count+1;
                                            if(count<16)</pre>
                                                ns slave1=`WRITE BURST;
                                            else
                                                HREADY=1'b1;HRESP= `OKAY;
                                                ns slave1=`IDLE;
                                     end//111
                            default : begin
                           HREADY=1'b1;HRESP= `OKAY;
                           ns slave1=`IDLE;
                          end
                         endcase//for WRITE operation
          else
           HRESP= `ERROR;
                end//if(WRIte operation)
`READ BURST :
                        //READ Operation Starts Here
                        begin
              if (HRESETN && HSELX && !HWRITE)
                         case (HBURST)
                      3'b000 : begin//This is the only used burst operation
                                        if(HADDR!=0)//This is made to
demontrate the split operation is the data in 0 th address is asked then as
the response slave gives a Split responce
                                        begin
                                        HRDATA=memory slave[HADDR];
                                        HREADY=1'b1;
                                         ns slave1=`IDLE;HRESP= `OKAY;
                                        end
                                        else
                                        begin
                                        HREADY=1'b0;
                                         ns slave1=`LITTLE;HRESP= `SPLIT;
                                        end
                                     end //000--Single transfer
                        3'b001 : begin // incrementing Burst unspecified
Length
```

```
HRDATA=memory slave[HADDR];
                                          HADDR=HADDR+1;
                                          count=count+1;
                                              if(count<32)</pre>
                                                  ns slave1=`READ BURST;
                                              else
                                                   HREADY=1'b1;HRESP= `OKAY;
                                                   ns slave1=`IDLE;
                                      end//001
                             3'b010 : begin // 4BEAT WRAPPING burst
HRDATA=memory slave[HADDR];
                                                   HADDR=HADDR+4;
                                                 count=count+1;
                                                  if(count==4)
                                                  begin
                                                    HREADY=1'b1;
                               HADDR=local addr;count=0;
                                                  ns slave1=`IDLE;
                                                  end//count<4
                                              else
                              ns slave1=`READ BURST;
                                  end//010
                             3'b011 : begin ///4 beat Incrementing Burst
                                             HRDATA=memory slave[HADDR];
                                             HADDR=HADDR+4;
                                             count=count+1;
                                              if (count<4)</pre>
                                                  ns slave1=`READ BURST;
                                              else
                                                  HREADY=1'b1;HRESP= `OKAY;
                              ns slave1=`IDLE;
                                               end//011
                             3'b100 : begin
                                                     // 8 Beat Wrapping Burst
                                                  HRDATA=memory slave[HADDR];
                                                  HADDR=HADDR+4;
                                                 count=count+1;
                                                  if(count==8)
                                                  begin
                                                    HREADY=1'b1;HRESP= `OKAY;
                                HADDR=local addr;
                                                          count=0;
                                                   ns slave1=`IDLE;
                                                  end//count<4
                                              else
                              ns slave1=`READ BURST;
                                  end//100
                             3'b101 : begin ///8 beat Incrementing Burst
                                             HRDATA=memory slave[HADDR];
                                             HADDR=HADDR+4;
                                             count=count+1;
                                              if(count<8)</pre>
                                                  ns slave1=`READ BURST;
                                              else
                                                   HREADY=1'b1;HRESP= `OKAY;
```

```
ns slave1=`IDLE;
                                           end//101
                             3'b110 : begin // 16 beat wrapping Burst
                                                  HRDATA=memory slave[HADDR];
                                                  HADDR=HADDR+4;
                                                 count=count+1;
                                                  if (count==16)
                                                  begin
                                                    HREADY=1'b1;HRESP= `OKAY;
                               HADDR=local addr;
                                                          count=0;
                                                   ns slave1=`IDLE;
                                                  end//count<4
                                              else
                              ns slave1=`READ BURST;
                                           end//110
                             3'b111 : begin
                                              HRDATA=memory_slave[HADDR];
                                             HADDR=HADDR+4;
                                              count=count+1;
                                              if (count<16)</pre>
                                                  ns slave1=`READ BURST;
                                              else
                                                  HREADY=1'b1;
                              ns slave1=`IDLE;
                                      end//111
                             default : begin
                             HREADY=1'b1;HRESP= `OKAY;
                             ns slave1=`IDLE;
                             end
                         endcase //for Read Operation
           HRESP= `ERROR;
         end
`LITTLE : begin
         SPLIT RESP=HMASTER;
         if (HMASTLOCK)
         ns slave1=`TIME PASS;
         else
         begin
         HSPLITx=SPLIT RESP;
         ns slave1=`IDLE;
         end
         end
`TIME PASS :begin//To cover additional clock cycle before splitx
        ns_slave1=`LITTLE;
        HMASTLOCK=0;
end
endcase
end
always@ (posedge HCLK)
ps slave1=ns slave1;
end
endmodule
```

#### 6. Arbiter Verification

#### 6.1. Arbiter Source Code

```
module arbiter(
clk,
     // clock input
     // reset input
rst,
rst, // reset input
req1, // request signal of master 1
sb lock m1, //lock signal of master 1
req2,// request signal of master 2
sb lock m2,//lock signal of master 2
sb split ar, //SplitX signal from salves, LSB-reresent master 1, MSB reresent
Master 2
sb resp ar, // resonse signal from slaves,00-Okay,01-error,11-slit,10-retry
gnt1, // grant signal to master 1
gnt2, //grant signal to master 2
sb masters, //2 bit signal to slaves,01- master 1,10- master 2
sb mastlock // one bit signa
);
// parameter definitions
endmodule
  -----
// localparam definitions
   localparam
                                     SB ADDR WIDTH
                                                       = 32;
                                     SB TRAS_TYPE
   localparam
                                                         = 2;
   localparam
                                     SB BURST NUM
                                                         = 3;
                                     SB RESP TYPE
                                                         = 2;
   localparam
                                     SB_NUM_MASTER
   localparam
                                     SB_SPLIT NUM MSTR = 2;
   localparam
// I/O signals
//-----
 input
                                      clk;
input
                                     rst;
input
                                     req1;
input
                                     sb lock m1;
input
                                     req2;
input
                                     sb lock m2;
         [SB SPLIT NUM MSTR-1:0]
input
input
                                    sb split ar;
          [SB RESP TYPE-1:0]
                                    sb resp ar;
output reg
                                     gnt1;
output reg
                                     gnt2;
output reg [SB NUM MASTER-1:0]
                                     sb masters;
output reg
                                     sb mastlock;
parameter SPLIT=2'b11;
parameter idle=2'b00; // idle state of the bus ,no master connect to the
parameter GNT1=2'b01; // state when master 1 grant the bus
parameter GNT2=2'b10; //state when master 2 grant the bus
reg [1:0] state,next state;
always @ (posedge clk or posedge rst )
begin
if(rst)
state=idle;
```

```
else
state=next state;
end
always @ (sb_split_ar)// 10- gnt2 =1 01 gnt1=1
begin
case (state)
idle:begin
              //// current state idle
{gnt2 ,gnt1}=sb_split_ar;
sb masters=sb split ar;
sb mastlock=(sb lock m1 | sb lock m2);
end
GNT1:begin
            //current state , master 1 grant the bus
{gnt2 ,gnt1}=sb_split ar;
sb masters=sb split_ar; //no master select
sb mastlock=(sb lock m1 | sb lock m2);
 end
GNT2:begin //current state , master 2 grant the bus
{gnt2 ,gnt1}=sb split ar;
  sb_masters=sb_split_ar; //no master select
  sb mastlock=(sb lock m1 | sb lock m2);
  end
endcase
end
always @ (sb resp ar)
begin
case (state)
idle:begin
gnt2=0;
gnt1=0;
sb masters=2'b00; //no master select
sb mastlock=0;
end
GNT1:begin //current state , master 1 grant the bus
gnt2=1;
gnt1=0;
sb masters=2'b10;//master 2
sb mastlock=sb lock m2;
end
GNT2:begin //current state ,master 2 grant the bus
qnt2=0;
qnt1=1;
sb masters=2'b01;//master 1
sb mastlock=sb lock m1;
end
endcase
end
always @ (state)
begin
case (state)
idle:begin
gnt2=0;
gnt1=0;
sb masters=2'b00; //no master select
sb mastlock=0;
end
GNT1:begin //current state , master 1 grant the bus
gnt2=0;
gnt1=1;
```

```
sb masters=2'b01;//master 1
sb mastlock=sb lock m1;
   end
   GNT2:begin //current state ,master 2 grant the bus
   gnt2=1;
   gnt1=0;
   sb masters=2'b10;//master 2
   sb mastlock=sb lock m2;
   end
endcase
end // always @ (state)
//----
always @ (state,req2,req1,sb lock m1,sb lock m2)
 begin
 // next state=0;
case (state)
idle:begin
if(req1)
next_state=GNT1;
else if(req2)
next state=GNT2;
 else
next state=idle;
 end // case: idle
GNT1:begin //current state ,master 1 grant the bus
 if(sb resp ar==SPLIT) //cheack the split signal
 next_state=GNT2;
  else if(sb lock m1)
 next state=GNT1;
 else if(sb split ar==2'b10)
 next state=GNT2;
else if( req1)
next state=GNT1;
    else
    next state=GNT2;//default master
      end
GNT2:begin
            //current state ,master 2 grant the bus
 if(sb resp ar==SPLIT) //cheack the split signal
    next state=GNT1;
    else if (sb lock m2)
    next state=GNT2;
    else if(sb split ar==2'b01)
    next state=GNT1;
    else if( reg1)
    next state=GNT1;
     else
    next state=GNT2;//default master
     end
endcase // case (state)
end // always @ (state, req2, req1)
endmodule // arbiter
```

۷

#### 6.2. Arbiter Test Cases

# 1. Verifying the Reset

#### Test case 1:

Master 1 request the bus

Master 2 not request the bus

Apply a reset

## Output:

Master 1 grant the bus

Arbiter reset and master 2 grant the bus




Figure 6 – Reset test for arbiter

#### 2. One master request the bus

#### Test case 2:

Master 1 request the bus

Master 2 not request the bus

### <u>Output:</u>

Master 1 grant the bus




Figure 6.2 – Master request the bus test

# 3. Both masters request the bus


### Test case 3:

Master 1 request the bus

Master 2 request the bus

### Output:

Master 1 grant the bus



*Figure 6.3 – Both master request the bus test* 

# 4. Split transaction

### Test case 4:

Master 1 request the bus

Master 2 not request the bus

### Output:

Master 1 grant the bus

Master grant the bus when split happens




Figure 6.4 – Split transaction test

# 7. Appendix

#### 7.1. Bus Module Test Bench

```
module Bustest;
reg clk;
    rst;//reset
rea
    sb lock m1;//lock request from m1 to arbiter
    req1;//request to aquire the bus from Master1
    req2;//request to aquire the bus from Master2
    sb lock m2;//lock request from m2 to arbiter
    [1:0] resp;//Responce from mux
    [1:0] resp0;//responce from slave 0
    [1:0] resp1;//responce from slave 1
    [1:0] resp2;//responce from slave 2
    [13:0] HADDR M1;//Address of Master 1
    [13:0] HADDR M2;//Address of Master 2
    [31:0] RDATA_SO;//Read Data from Slave 0
    [31:0] RDATA_S1;//Read Data from Slave 1
    [31:0] RDATA_S2;//Read data from Slave 2
    [31:0] WDATA M1;//Write data from M1
req
reg [31:0] WDATA M2;//Write data from M2
    [1:0] sb split ar;//Splitx from slave to arbiter 01-GNT Master 1 // 10-
rea
GNT Mater 2
wire gnt1;// Grant for Master 1
wire gnt2;//Grnt for Master 2
 wire [1:0] sb_masters;//00 - No master // 01 - Master 1 // 10 - Master
 wire sb mastlock; //output from arbiter about master lock 1- lock 0-no lock
to all slaves
 wire [31:0] RDATA;//Read data from slave mux
 wire [13:0] HADDR; // Address from Address mux
 wire scl 0;//input to slave 0 about its selection 1 -selected
 wire scl_1;
 wire scl 2;
 wire [1:0] sel slave; // to Decoder about the slave selected
 wire [31:0] WDATA; //Write data from write data mux
always #5 clk=~clk;
initial begin
  clk=0;
 rst=1;//reset
  sb lock m1=0;//lock request from m1 to arbiter
  req1=1;//request to aquire the bus from Master1
 req2=0;//request to aquire the bus from Master2
  sb lock m2=0;//lock request from m2 to arbiter
 resp=0;//Responce from mux
 resp0=0;//responce from slave 0
 resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
 HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
 RDATA S0=0;//Read Data from Slave 0
 RDATA S1=1;//Read Data from Slave 1
 RDATA S2=2;//Read data from Slave 2
 WDATA M1=1;//Write data from M1
```

```
WDATA M2=2;//Write data from M2
 sb split ar=0;
 #50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=1;//request to aquire the bus from Master1
req2=0;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=0;//request to aguire the bus from Master1
req2=1;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=1;//lock request from m1 to arbiter
 reg1=1;//request to aguire the bus from Master1
req2=0;//request to aguire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=1;//lock request from m1 to arbiter
 req1=0;//request to aquire the bus from Master1
```

```
req2=1;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=0;//request to aguire the bus from Master1
req2=1;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=1;//request to aquire the bus from Master1
req2=1;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=0;//request to aguire the bus from Master1
req2=1;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
```

```
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=0;//request to aquire the bus from Master1
req2=1;//request to aguire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=3;//Responce from mux
resp0=3;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA_S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=0;//request to aquire the bus from Master1
req2=1;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
#50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=0;//request to aguire the bus from Master1
req2=1;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=2;
```

```
#50
rst=0;//reset
 sb lock m1=0;//lock request from m1 to arbiter
 req1=1;//request to aquire the bus from Master1
req2=1;//request to aquire the bus from Master2
 sb lock m2=0;//lock request from m2 to arbiter
resp=0;//Responce from mux
resp0=0;//responce from slave 0
resp1=0;//responce from slave 1
resp2=0;//responce from slave 2
HADDR M1=1;//Address of Master 1
HADDR M2=2;//Address of Master 2
RDATA S0=0;//Read Data from Slave 0
RDATA S1=1;//Read Data from Slave 1
RDATA_S2=2;//Read data from Slave 2
WDATA M1=1;//Write data from M1
WDATA M2=2;//Write data from M2
sb split ar=0;
end
Bus
                                             bus instance(clk,rst,sb lock m1
,req1,req2,sb lock m2,resp,resp0,resp1,resp2,HADDR M1,HADDR M2,RDATA S0,RDA
TA S1, RDATA S2, WDATA M1,
WDATA M2,
sb split ar,
gnt1,
gnt2,
sb masters,
sb mastlock,
RDATA,
HADDR,
scl 0,
scl_1,
scl_2,
sel slave,
WDATA
);
```

#### Endmodule

#### 7.2. Two to One Mux for Write Data

```
module Mux_2_1_Write_Data(
in_0 , // Mux first input
         , // Mux Second input
in_1
         , // Select input
sel
           // Mux output
mux out
   );
   input [1:0] sel ;
   input [31:0] in 0;
   input [31:0] in 1;
    //----Output Ports-----
   output [31:0] mux out;
    //----Internal Variables-----
   reg [31:0] mux out;
    //-----Code Starts Here-----
   always @ (sel or in_0 or in_1)
   begin : MUX
```

```
if (sel == 1) begin
    mux_out = in_0;
end else begin
    mux_out = in_1 ;
end
end
end
```

### 7.3. Three to one mux for Address

```
{\bf module} \ {\bf Mux\_3\_1} ( in_0 , // Mux first input
in_1 _____, // Mux_Second input
        ,// Mux Third Input
sel , // Select input
mux_out // Muv
in 2
//----Input Ports-----
input [1:0] sel ;
input [31:0] in_0;
input [31:0] in_1;
input [31:0] in 2;
//----Output Ports-----
output [31:0] mux out;
//----Internal Variables-----
reg [31:0] mux out;
//-----Code Starts Here-----
always @ (sel or in 0 or in 1 or in 2)
begin : MUX
  if (sel == 2'b00) begin
     mux out = in 0;
  end else if(sel == 2'b01)begin
     mux out = in 1 ;
      end
      else if(sel == 2'b10)begin
           mux out = in 2 ;
           end
           else
           mux out=in 0;//Default when no input given output is slave 0
  end
endmodule
```

### 7.4. Three to One Mux for response

```
module Mux_3_1_Resp( in_0 , // Mux first input
in_1 , // Mux Second input
in_2 ,// Mux Third Input
sel , // Select input
mux_out // Mux output
);
//-----Input Ports-----
input [1:0] sel;
input [1:0] in_0;
input [1:0] in_1;
input [1:0] in_2;
```

```
//----Output Ports-----
output [1:0] mux out;
//----Internal Variables-----
reg [1:0] mux_out;
//----Code Starts Here-----
always @ (sel or in 0 or in 1 or in 2)
begin : MUX
 if (sel == 2'b00) begin
     mux out = in 0;
  end else if(sel == 2'b01)begin
     mux out = in 1 ;
     end
     else if(sel == 2'b10)begin
           mux_out = in_2 ;
           end
           else
           mux out=in 0;//Default when no input given output is slave 0
  end
endmodule
```

# 7.5. Test Case 1 - Verifying the Reset

#### initial begin

```
clk \le 0;
rst<=1; // initialy apply a reset</pre>
#5 rst<=0;
//----
req1<=1; //master1 reqest for the bus</pre>
sb lock m1<=0; // unlocking transfer</pre>
req2<=0; //master 2 also reqest for the bus</pre>
sb lock m2<=0; // unlocking transfer</pre>
sb_split_ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b01; // OKAY resonse from the slave
sb ready ar<=1'b0; // ready signal from the slave
#5
//----
clk \le 0;
rst<=1; // initialy apply a reset</pre>
#5 rst<=0;
//----
req1<=01; //master1 reqest for the bus</pre>
sb lock m1<=0; // unlocking transfer</pre>
req2<=0; //master 2 also reqest for the bus</pre>
sb lock m2<=0; // unlocking transfer
sb split ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b00; // OKAY resonse from the slave
sb ready ar<=1'b1; // ready signal from the slave</pre>
#5
//----
clk \le 0;
rst<=1; // initialy apply a reset</pre>
#5 rst<=0;
//----
req1<=01; //master1 regest for the bus
sb lock m1<=0; // unlocking transfer</pre>
req2<=0; //master 2 also regest for the bus
sb lock m2<=0; // unlocking transfer
```

```
sb_split_ar<=2'b00; // no split signal from any slave
sb_resp_ar<=2'b11; // OKAY resonse from the slave
sb_ready_ar<=1'b0; // ready signal from the slave
end
//$finish</pre>
```

### 7.6. Test Case 2 - One Master Request the Bus

```
initial begin
clk<=0;
rst<=1; // initialy apply a reset</pre>
#5 rst<=0;
              ______
req1<=0; //master1 reqest for the bus</pre>
sb lock m1<=0; // unlocking transfer
req2<=1; //master 2 also reqest for the bus
sb lock m2<=0; // unlocking transfer
sb split ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b00; // OKAY resonse from the slave
sb_ready_ar<=1'b1; // ready signal from the slave</pre>
//----
req1<=1; //master1 reqest for the bus</pre>
sb lock m1<=0; // unlocking transfer</pre>
req2<=0; //master 2 also reqest for the bus</pre>
sb lock m2<=0; // unlocking transfer
sb split ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b00; // OKAY resonse from the slave
sb ready ar<=1'b1; // ready signal from the slave
end
//$finish
```

#### 7.7. Test Case 3 - Both Masters Request the Bus

```
initial begin
clk \le 0;
rst<=1; // initialy apply a reset</pre>
#5 rst<=0;
              _____
req1<=1; //master1 reqest for the bus</pre>
sb lock m1<=0; // unlocking transfer</pre>
req2<=1; //master 2 also reqest for the bus</pre>
sb lock m2<=0; // unlocking transfer
sb split ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b00; // OKAY resonse from the slave
sb ready ar<=1'b0; // ready signal from the slave
//----
reg1<=0; //master1 regest for the bus
sb lock m1<=0; // unlocking transfer
req2<=1; //master 2 also reqest for the bus
sb lock m2<=0; // unlocking transfer
sb split ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b00; // OKAY resonse from the slave
sb ready ar<=1'b1; // ready signal from the slave
end
//$finish
```

# 7.8. Test Case 4 - Split Transaction

```
initial begin
clk \le 0;
rst<=1; // initialy apply a reset</pre>
#5 rst<=0;
//----
req1<=1; //master1 reqest for the bus</pre>
sb lock m1<=0; // unlocking transfer</pre>
req2<=0; //master 2 also reqest for the bus</pre>
sb lock m2<=0; // unlocking transfer</pre>
sb split ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b01; // OKAY resonse from the slave
sb ready ar<=1'b0; // ready signal from the slave
#5
//----
req1<=01; //master1 regest for the bus</pre>
sb lock m1<=0; // unlocking transfer</pre>
req2<=0; //master 2 also reqest for the bus
sb lock m2<=0; // unlocking transfer</pre>
sb split ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b00; // OKAY resonse from the slave
sb ready ar<=1'b1; // ready signal from the slave
req1<=01; //master1 reqest for the bus</pre>
sb lock m1<=0; // unlocking transfer</pre>
req2<=0; //master 2 also reqest for the bus
sb lock m2<=0; // unlocking transfer</pre>
sb split ar<=2'b00; // no split signal from any slave
sb resp ar<=2'b11; // OKAY resonse from the slave
sb ready ar<=1'b0; // ready signal from the slave
end
//$finish
```