


Mem design

Mem Array Arch



Mem Org

$N \times M$ mem block
 \uparrow \uparrow
 N # of words M # of bits $\} N$ words of M bit size

\therefore

\rightarrow need N selection lines to addr all locations
 issue: \rightarrow drawn from CPU
 For large mem array as

Select lines # \approx # of Mem locations

Eg 1Mb mem would need 2^{20} # of
 select lines


Soln

Decoder

\rightarrow Addr decoder to reduce the
 # of select lines drawn from
 CPU

\therefore 1Mb mem needs $\log_2(2^{20}) = 20$

$k \times M$ mem



$F \rightarrow$ Feature size
 \searrow Tech node

Min area to represent 1 bit = $150F^2$ where F stands for feature size which is nothing but the tech node


Eg \Rightarrow min size'n

$$150 \times (90 \times 90) = 12,15,000 \times 10^{-18}$$


\uparrow nano

FLASH

Read data path cross sec. & the peripheral circuitry



Pre-charge ckt using 2 PMOS devices.



Source Amplifier.

choice of filters

Selected based on: - Voltage requirements
- mem arch

