




# **Memory Design and Testing**

Mahesh Awati/Dr Shashidhar

Department of Electronics and Communication Engg.

## **Industry Technology Trend**

- Moore's law of semiconductor industry
- Moore's law applicable even to memory technology




- Deviation from Moore's law
  - 3D technology



Feature size (F) definition for memory







General lithographic feature size F=1/2 pitch

PES UNIVERSITY CELEBRATING 50 YEARS

- In recent times, technology node does not represent minimum gate length
- Gate length in 5nm technology node is 20nm!




- Newer scaling parameter for logic transistor density
  - Contacted Gate Pitch and Metal Pitch
  - More suitable for FinFET technology
  - Effective area is product of contacted gate pitch and metal pitch















Recent trend is reduce M1 and Fins






**FIGURE 1.16** The scaling trend of the logic standard cell layouts in recent and projected generations. T is the number of M1 tracks and F is the number of fins.


PES UNIVERSITY


- Trends in SRAM
  - Does not CGP/M1 pitch criteria
  - Uses absolute area as measure of scaling



PES UNIVERSITY CELEBRATING 50 YEARS


- Static noise analysis is used to study noise distrurbances on SRAM cell
- It is classified as HSNM, RSNM, WSNM
- In HSNM, PG transistors are off, No connection to bit line and complementary bit line






PES
UNIVERSITY
CELEBRATING 50 YEARS

 In RSNM, PG transistors turned on, connected bit line and complementary bit line






Smaller noise margin

V<sub>N1</sub> sweeps from 0 to VDD


V<sub>N2</sub> decreases from VDD to a low value (non-zero) that is determined by the β ratio






PES RSITY TO YEARS

- In WSNM, one bit line is connected to VDD and other to GND
- Right branch has the same condition as read operation
- Left branch, it decay from certain low value to ground



- Dynamic analysis is more practical
- A current is injected onto one of the nodes
- Based on time duration voltage is developed
- If time duration is short voltage developed does not flip the content of SRAM
- If duration is long content of SRAM may flip







**Test setup** 

PES UNIVERSITY CELEBRATING 50 YEARS

Two cases





Dynamic recovery if noise current is short in duration



- Concept of separatrix, which defines boundary between stable and unstable state
- Current through pass transistor acts as current source
- A condition of  $T_R < T_{across}$  should be satisfied for accidental write from read operation







PES UNIVERSITY CELEBRATING 50 YEARS

- Concept of separatrix, which defines boundary between stable and unstable state
- Current through pass transistor acts as current source
- A condition of T<sub>W</sub> < T<sub>across</sub> should be satisfied for write operation

