Χ



manda.shweta26@gmail.com >

NPTEL (https://swayam.gov.in/explorer?ncCode=NPTEL) » C-Based VLSI Design (course)



If already registered, click to check your payment status

### Course outline

About NPTEL ()

How does an NPTEL online course work? ()

Prerequisite: Week 0 ()

Week1: Introduction to C-based VLSI Design

Week2: C-Based VLSI Design: Basic Scheduling

### Week 6: Assignment 6

The due date for submitting this assignment has passed.

Due on 2025-09-03, 23:59 IST.

#### Assignment submitted on 2025-09-03, 21:58 IST

1) Which of the following options is correct with respect to the register *1 point* binding problem in hierarchical sequence graph?

**\$1:** Conflict graph is not an interval graph.

**S2:** The register binding problem remains NP Complete.

- Statement 1 is true; Statement 2 is false.
- Statement 1 is false: Statement 2 is true.
- Statement 1 is true; Statement 2 is true and 1 is a correct explanation for 2.
- Statement 1 is true; Statement 2 is true but 1 is not a correct explanation for 2.

Yes, the answer is correct.

Score: 1

Accepted Answers:

Statement 1 is true; Statement 2 is true and 1 is a correct explanation for 2.

2) For the data path given in the figure below:

2 points


Week 3: C-Based VLSI Design: List Based Scheduling ()

Week 4: C-Based VLSI Design: Advanced Scheduling ()

Week 5: C-Based VLSI Design: Allocation and Binding ()

Week 6: C-Based VLSI
Design:
Allocation,
Binding,
Data-path
and
Controller
Generation ()

- Lec 1:
  Register
  Allocation and
  Binding (unit?
  unit=70&lesso
  n=71)
- Lecture Note for Lec1 (unit? unit=70&lesso n=72)
- Lec 2: Multiport Binding Problem (unit? unit=70&lesso n=73)
- Lecture Note for Lec2 (unit? unit=70&lesso n=74)



The following operations are executed in the datapath in time step 1:

1. 
$$r5 = r1 < Mult1 > r2$$
;

2. 
$$r6 = r6 < Mult2 > r4$$
;

What would be the control assertion pattern for the operations in timestep 1 if the control assertion pattern order is: (CS\_M1, CS\_M2, CS\_M3, CS\_M4, r5\_en, r6\_en)

- 0 1, 1, 1, 1, 1, 1
- 0 1, 0, 1, 1, 1, 1
- 01, 0, 0, 1, 1, 1
- 0 1, 0, 1, 0, 1, 1

Yes, the answer is correct.

Score: 2

Accepted Answers:

1, 0, 1, 1, 1, 1

- 3) Considering the data path in the figure above, what would be the operations executed in the data path, if the control signal assignment is (0, 0, 1, 0, 1, 1) where the order of the control signal is CS\_M1, CS\_M2, CS\_M3, CS\_M4, r5\_en, r6\_en?
  - $\circ$  r5 = r1 <Mult1> r2 and r6 = r3 <Mult2> r4
  - $\circ$  r5 = r5 <Mult1> r2 and r6 = r6 <Mult2> r1
  - $\circ$  r5 = r5 <Mult1> r3 and r6 = r6 <Mult2> r4
  - $\circ$  r5 = r5 <Mult1> r2 and r6 = r3 <Mult2> r1

Yes, the answer is correct.

Score: 1

Accepted Answers:

$$r5 = r5 < Mult1 > r2$$
 and  $r6 = r6 < Mult2 > r1$ 

4) State whether the following statement is true/false with respect to the data path in the figure above.

Lec 3: Datapath and Controller Synthesis (unit? unit=70&lesso n=75)

- Lecture Note for Lec3 (unit? unit=70&lesso n=76)
- Quiz: Week 6: Assignment 6 (assessment? name=271)
- Feedback
  Form (unit?
  unit=70&lesso
  n=272)
- Week 06:
  Assignment
  Solution (unit?
  unit=70&lesso
  n=275)

Week 7: C-Based VLSI Design: Efficient Synthesis of C Code ()

Week 8: C-Based VLSI Design: Hardware Efficient C Coding ()

Week 9: C-Based VLSI
Design:
Impact of
Compiler
Optimization
s in
Hardware ()

Week 10: Verification **S1:** The data path interconnections are based on mux-based architecture.

True

False

Yes, the answer is correct.

Score: 1

Accepted Answers:

True

5) Fill in the blanks with appropriate options.

1 point

Register allocation and binding problem can be solved using \_\_\_ in conflict graph and in compatibility graph.

- graph coloring; clique covering
- olique covering; graph coloring
- graph coloring; topological sort
- clique covering; topological sort

Yes, the answer is correct.

Score: 1

Accepted Answers:

graph coloring; clique covering

6) Consider the following scheduling behaviour:

2 points

<u>Time - step 1:</u> v3 = v1 + v2; v12 = v1

<u>Time - step 2:</u> v5 = v3 + v4; v7 = v3 \* v6; v13 = v3

Time - step 3: v8 = v3 + v5; v9 = v1 + v7; v11 = v10/v5

Time - step 4: v14 = v11 & v8; v15 = v12 | v9

Consider we are binding the variables to register file/memory. Assume there is only one port available for memory binding. We want to map a subset of variables to register file/memory such that there won't be any access conflict. We should not map two variables into a single register file/memory if they are accessed at the same clock. Which of the following mapping of the variables to a register file/memory is/are correct?

**M1:** v2, v4, v10, v15 **M2:** v2, v6, v15, v13

- Only M1 is correct.
- Only M2 is correct.
- Both M1 and M2 are correct.
- Both M1 and M2 are incorrect.

No, the answer is incorrect.

Score: 0

Accepted Answers:

Only M1 is correct.

7) Consider the scheduling behaviour of the above question.

1 point

of High-level Synthesis ()

Week 11: Securing Design with High-level Synthesis ()

Week 12: Introduction to EDA and Recent Advances in C-Based VLSI Design ()

Live Sessions ()

Transcripts ()

Books ()

Consider we need to find the maximum number of variables to be stored through a fixed number of ports a. Choose the option representing the correct constraint formulation for time stamp 2 where bi is a boolean variable which takes value 1 when variable vi is mapped to a memory bank otherwise it takes value 0.

- $\bigcirc$  b1 + b3 + b4 + b5 + b6 + b7 + b13 <= a
- $\bigcirc$  b3 + b4 + b5 + b6 + b7 <= a
- $\bigcirc$  b4 + b5 + b6 + b7 + b13 <= a
- $\bigcirc$  b3 + b4 + b5 + b6 + b7 + b13 <= a

Yes, the answer is correct.

Score: 1

Accepted Answers:

$$b3 + b4 + b5 + b6 + b7 + b13 \le a$$

- 8) The register sharing problem is polynomial time solvable in case of hierarchical models with single function calls. The above statement is
  - True
  - False

No, the answer is incorrect.

Score: 0

Accepted Answers:

True

Χ



manda.shweta26@gmail.com >

NPTEL (https://swayam.gov.in/explorer?ncCode=NPTEL) » C-Based VLSI Design (course)



If already registered, click to check your payment status

### Course outline

About NPTEL ()

How does an NPTEL online course work? ()

Prerequisite: Week 0 ()

Week1: Introduction to C-based VLSI Design

Week2: C-Based VLSI Design: Basic Scheduling


## Week 5: Assignment 5

The due date for submitting this assignment has passed.

Due on 2025-08-27, 23:59 IST.

1 point

As per our records you have not submitted this assignment.



State whether the following statement is true/false with respect to graph G1. **S1:** Graph G1 is not a chordal graph.

Week 3: C-Based VLSI Design: List Based Scheduling ()

Week 4: C-Based VLSI Design: Advanced Scheduling

Week 5: C-Based VLSI Design: Allocation and Binding ()

- Lec 1:
  Allocation and
  Binding
  Problem
  Formulation
  (unit?
  unit=59&lesso
  n=60)
- Lecture Note for Lec1 (unit? unit=59&lesso n=61)
- Lec 2: Left
  Edge
  Algorithm
  (unit?
  unit=59&lesso
  n=62)
- Lecture Note for Lec2 (unit? unit=59&lesso n=63)
- Lec 3: ILP
  Based
  Formulation
  (unit?
  unit=59&lesso
  n=64)
- Lecture Note for Lec3 (unit?

**True** 

False

No, the answer is incorrect.

Score: 0

Accepted Answers:

False

2) Identify the incorrect functional unit binding for the operations of the compatibility graph G1.

**FU1:** 4, 6, 7; **FU2:** 3, 5; **FU3:** 1, 2

**FU1:** 6, 7; **FU2:** 3, 4, 5; **FU3:** 1, 2

**FU1:** 1, 2, 4; **FU2:** 3, 5; **FU3:** 6, 7

None of the above

No. the answer is incorrect.


Score: 0

3)

Accepted Answers:

None of the above

2 points



G2

What is the chromatic number and the clique cover number of the graph G2.

0.3, 3

04, 2

unit=59&lesso n=65)	04, 3 02.2		
Lec 4: Allocation and Binding of Hierarchical Graph (unit? unit=59&lesso n=66)	No, the answer is incorrect. Score: 0 Accepted Answers: 3, 2  4) If the graph G2 is a conflict graph of operations 1, 2, 3, 4, 5 and 6; state 1 point whether the following statement is true/false.		
Lecture Note for Lec4 (unit? unit=59&lesso n=67)	S1: Operations 1 and 4 are scheduled in the same timestamp.  True False		
Quiz: Week 5: Assignment 5 (assessment? name=269)	No, the answer is incorrect. Score: 0 Accepted Answers: True		
Feedback Form (unit? unit=59&lesso n=270)	5) Fill in the blanks with appropriate options.  An undirected graph is an interval graph if and only if it is graph and its complement is a graph.		
Week 05: Assignment Solution (unit? unit=59&lesso n=274)	<ul> <li>perfect; comparability</li> <li>chordal; comparability</li> <li>comparability; perfect</li> <li>comparability; chordal</li> </ul>		
Week 6: C-Based VLSI Design: Allocation, Binding, Data-path and Controller Generation ()	No, the answer is incorrect. Score: 0 Accepted Answers: chordal; comparability  6) Which of the following options is correct with respect to the functional 2 points unit allocation and binding problem in hierarchical sequence graph?  S1: Conflict graph may not be an interval graph. S2: The allocation and binding problem may not be solved with the help of left		
Week 7: C-Based VLSI Design: Efficient Synthesis of C Code ()	<ul> <li>edge algorithm.</li> <li>Statement 1 is true; Statement 2 is false.</li> <li>Statement 1 is false; Statement 2 is true.</li> <li>Statement 1 is true; Statement 2 is true and 1 is a correct explanation for 2.</li> <li>Statement 1 is true; Statement 2 is true but 1 is not a correct explanation for 2.</li> </ul>		
Week 8: C- Based VLSI Design: Hardware Efficient C Coding ()	No, the answer is incorrect. Score: 0 Accepted Answers: Statement 1 is true; Statement 2 is true and 1 is a correct explanation for 2.		

Week 9: C-Based VLSI
Design:
Impact of
Compiler
Optimization
s in
Hardware ()

Week 10: Verification of High-level Synthesis ()

Week 11: Securing Design with High-level Synthesis ()

Week 12: Introduction to EDA and Recent Advances in C-Based VLSI Design ()

Live Sessions ()

Transcripts ()

Books ()




Figure 1

State whether the following statements are true/false with respect to functional unit binding for the operations of the interval graph shown in figure 1.

**\$1:** Operations 5 and 4 can be mapped to the same functional unit.

**S2:** Operations 8 and 4 can be mapped to the same functional unit.

- Statement 1 is false; Statement 2 is true.
- Statement 1 is true; Statement 2 is false.
- Statement 1 is true; Statement 2 is true.
- Statement 1 is false; Statement 2 is false.

No, the answer is incorrect.

Score: 0

Accepted Answers:

Statement 1 is false; Statement 2 is true.

- 8) Which of the following statements is false with respect to allocation and *1 point* binding?
  - Chordal graphs are a subset of perfect graphs.
  - Functional unit binding problem can be mapped to graph colouring problem of conflict graph.
  - Functional unit binding problem can be mapped to clique cover problem of compatibility graph.
  - The complexity of the left edge algorithm is O(log n) if 'n' is the number of nodes in the interval graph.

No, the answer is incorrect.

1 point

Score: 0

Accepted Answers:

The complexity of the left edge algorithm is O(log n) if 'n' is the number of nodes in the interval graph.

Χ



manda.shweta26@gmail.com >

NPTEL (https://swayam.gov.in/explorer?ncCode=NPTEL) » C-Based VLSI Design (course)



If already registered, click to check your payment status

## Course outline

About NPTEL ()

How does an NPTEL online course work? ()

Prerequisite: Week 0 ()

Week1: Introduction to C-based VLSI Design ()

Week2: C-Based VLSI Design: Basic Scheduling


# Week 4: Assignment 4

The due date for submitting this assignment has passed.

Due on 2025-08-20, 23:59 IST.

As per our records you have not submitted this assignment.

1) Consider the following DFG figure 1. For this figure assume all **1 point** operations are single cycle and latency bound is '4'.



Calculate the operation probability Pi(l) for l=1 to 4, for i=1.

$$\bigcirc$$
 Pi(1) = 0, Pi(2) = Pi(3) = Pi(4) = 1/3

Week 3: C-Based VLSI Design: List Based Scheduling ()

Week 4: C-Based VLSI Design: Advanced Scheduling ()

- Lec1: Forced
   Directed
   Scheduling
   (unit?
   unit=48&lesso
   n=49)
- Lecture Note for Lec1 (unit? unit=48&lesso n=50)
- Directed
  Directed
  MLRC and
  MRLC
  Scheduling
  Algorithm
  (unit?
  unit=48&lesso
  n=51)
- Lecture Note for Lec2 (unit? unit=48&lesso n=52)
- Lec3: Path
  Based
  Scheduling
  (unit?
  unit=48&lesso
  n=53)
- C Lecture Note for Lec3 (unit? unit=48&lesso n=54)
- Lec4: Path Based Scheduling (unit?

```
Pi(1) = Pi(2) = Pi(3) = 1/3, Pi(4) = 0
Pi(1) = Pi(2) = 1/2, Pi(3) = Pi(4) = 0
Pi(1) = Pi(2) = Pi(3) = Pi(4) = 1/4
```

No, the answer is incorrect.

Score: 0

Accepted Answers:

$$Pi(1) = Pi(2) = Pi(3) = Pi(4) = 1/4$$

- 2) For figure 1 in Question 1 and the same assumptions, what is the self **1 point** force for node 3 if it is scheduled at time step 2?
  - 0.33
  - 0.5
  - 0.67
  - 0.98

No, the answer is incorrect.

Score: 0

Accepted Answers:

-0.5

- 3) For figure 1 in Question 1 and the same assumptions, what is the Total **1 point** force if node 3 is scheduled at time step 2?
  - 0.5
  - 0.83
  - $\bigcirc$  0
  - $\bigcirc$  0.5

No, the answer is incorrect.

Score: 0

Accepted Answers:

-0.5

- 4) For figure 1 in Question 1 and the same assumptions, what is the variation of force of node 5 if node 3 is scheduled in time step 2.
  - 01.75
  - 01.25
  - 0-1
  - $\bigcirc 0$

No, the answer is incorrect.

Score: 0

Accepted Answers:

0

5) Which of the following statements are correct?

1 point

1 point

1. In the force-directed version of MLRC, operations with the least force are selected first, as this increases local concurrency.

unit=48&lesso n=55)

- Lecture Note for Lec4 (unit? unit=48&lesso n=56)
- Quiz: Week 4: Assignment 4 (assessment? name=264)
- Feedback
  Form (unit?
  unit=48&lesso
  n=265)
- Week 04:
  Assignment
  Solution (unit?
  unit=48&lesso
  n=273)

Week 5: C-Based VLSI Design: Allocation and Binding ()

Week 6: C-Based VLSI
Design:
Allocation,
Binding,
Data-path
and
Controller
Generation ()

Week 7: C-Based VLSI Design: Efficient Synthesis of C Code ()

Week 8: C-Based VLSI Design: Hardware Efficient C Coding ()

- 2. In the force-directed version of MLRC, operations with the highest force are selected first, as this increases local concurrency.
- 3. In the force-directed version of MRLC, operations with the highest force are scheduled first to reduce the number of resources.
- 4. In the force-directed version of MRLC, operations with the least force are scheduled first to reduce the number of resources.
  - 1 and 3 are correct
  - 2 and 4 are correct
  - 1 and 4 are correct
  - 2 and 3 are correct

No, the answer is incorrect.

Score: 0

Accepted Answers:

2 and 4 are correct

6) Which of the following statements is/are correct?

0 points

- 1. The key difference in the Force-Directed version of MLRC is that it schedules one operation at a time instead of one iteration at a time.
- 2. The only difference in the Force-Directed version of MRLC is the use of a different priority function.
- 3. The Force-Directed version of MRLC has a time complexity of  $O(n^2)$ .
- 4. The only difference in the Force-Directed version of MRLC is that it schedules one operation at a time instead of one iteration at a time.
  - All of the above statements are correct
  - Only statements 1 and 2 are correct
  - Only statement 4 is correct
  - None of the statements are correct

No, the answer is incorrect.

Score: 0

Accepted Answers:

Only statement 4 is correct

7) Identify the number of longest paths from the given CDFG below.

1 point

Week 9: C-Based VLSI
Design:
Impact of
Compiler
Optimization
s in
Hardware ()

Week 10: Verification of High-level Synthesis ()


Week 11: Securing Design with High-level Synthesis ()

Week 12: Introduction to EDA and Recent Advances in C-Based VLSI Design ()

Live Sessions ()

Transcripts ()

Books ()



126

**9** 

**11** 


No, the answer is incorrect.


Score: 0

Accepted Answers:

12

8) Consider an interval graph given below where each node represents a **1 point** constraint, and an edge exists between two nodes if their corresponding constraints





- **2**
- **3**
- **4**
- **5**

No, the answer is incorrect.

Score: 0

Accepted Answers:

4

- 9) Based on the AFAP algorithm rule for construction of the state 1 point transitions: A state transition (edge) is added from state S<sub>i</sub> to state S<sub>j</sub> under which of the following conditions?
  - Operation  $V_i$  is the first operation of the cut associated with  $S_i$ , and  $V_j$  is the last operation of the cut associated with  $S_j$

  - Operation  $V_i$  is the last operation of the cut associated with  $S_i$ , and operation  $V_j$  is the start operation of the cut associated with  $S_j$ , AND  $V_j$  is a successor of  $V_i$ .
  - Only when there is a loop that connects S<sub>i</sub> and S<sub>j</sub>

No, the answer is incorrect.


Score: 0

Accepted Answers:

Operation  $V_i$  is the last operation of the cut associated with  $S_i$ , and operation  $V_j$  is the start operation of the cut associated with  $S_j$ ,  $AND\ V_j$  is a successor of  $V_i$ .

- 10) For the following figure consider S1 has operations 1, 2, 3 and 4 inside *1 point* of it as follows:
- 1. temp = 50
- 2. if (temp = 50)
- 3. temp = temp + 1

#### 4. endif



If there exists a transition from S1 to S2, which one of the following correctly represents Condition1 of this transition?

- Always True
- $\bigcirc$  temp = 50
- $\bigcirc$  temp = 51
- $\bigcirc$  (T v temp = 50)  $^$  (temp != 50)

No, the answer is incorrect.

Score: 0

Accepted Answers:

Always True

Χ



manda.shweta26@gmail.com >

NPTEL (https://swayam.gov.in/explorer?ncCode=NPTEL) » C-Based VLSI Design (course)



If already registered, click to check your payment status

### Course outline

About NPTEL ()

How does an NPTEL online course work? ()

#### Prerequisite: Week 0 ()

Week1: Introduction to C-based VLSI Design

Week2: C-Based VLSI Design: Basic Scheduling


## Week 3: Assignment 3

The due date for submitting this assignment has passed.

Due on 2025-08-13, 23:59 IST.

#### Assignment submitted on 2025-08-13, 16:46 IST

1) Given the sequencing graph shown in this figure, determine which of **1 point** the following are the correct precedence constraints. Assume that all type of operations can be executed by a multiprocessor.



Week 3: C-Based VLSI Design: List Based Scheduling ()

- Lec 1:
  Multiprocessor
  Scheduling
  (unit?
  unit=37&lesso
  n=38)
- Lecture Note for Lec1 (unit? unit=37&lesso n=39)
- Lec 2: Hu's algorithm for Multiprocessor Scheduling (unit? unit=37&lesso n=40)
- Lecture Note for Lec2 (unit? unit=37&lesso n=41)
- Lec 3: List based Scheduling of MLRC (unit? unit=37&lesso n=42)
- Lecture Note for Lec3 (unit? unit=37&lesso n=43)
- Lec 4: List based Scheduling of MRLC (unit? unit=37&lesso n=44)
- Lecture Note for Lec4 (unit? unit=37&lesso n=45)
- Quiz: Week 3: Assignment 3

- $egin{array}{l} (1)2x_{6,2}+3x_{6,3}+4x_{6,4}-x_{1,1}-2x_{1,2}-3x_{1,3}-1\geq 0 \ (2)2x_{6,2}+3x_{6,3}+4x_{6,4}-x_{2,1}-2x_{2,2}-3x_{2,3}-1\geq 0 \ (3)3x_{8,3}-x_{5,1}-2x_{5,2}-1\geq 0 \ (4)5x_{n,5}-2x_{6,2}-3x_{6,3}-4x_{6,4}-1\geq 0 \end{array}$ 
  - 1,2 and 3 are correct
  - 2, 3 and 4 are correct
  - 1, 3 and 4 are correct
  - All are correct

No, the answer is incorrect.

Score: 0

Accepted Answers:

All are correct

2) Determine the resource constraint for time step 2 for the sequence graph **1 point** given in Question 1, considering the same assumptions of a multiprocessor scheduling. Let 'a' be the resource bound.

$$x_{1,2} + x_{2,2} + x_{5,2} + x_{6,2} + x_{7,2} + a \leq 0$$
 $x_{6,2} + x_{7,2} - a \leq 0$ 
 $x_{1,2} + x_{2,2} + x_{5,2} + x_{6,2} + x_{7,2} - a \leq 0$ 
 $x_{6,2} + x_{7,2} + a \leq 0$ 

No, the answer is incorrect.

Score: 0

Accepted Answers:

$$x_{1,2} + x_{2,2} + x_{5,2} + x_{6,2} + x_{7,2} - a \le 0$$

3) Find the value of  $\alpha$  (maximum of all labels) and p(j) = number of vertices with label = j for the above sequence graph given in Question 1

$$\alpha = 3$$
, p(2) = p(3) = p(4) = 2, p(1) = 3  
 $\alpha = 4$ , p(2) = p(3) = p(4) = 2, p(1) = 3  
 $\alpha = 4$ , p(1) = p(2) = p(3) = 2, p(4) = 3  
 $\alpha = 4$ , p(1) = p(3) = p(4) = 2, p(2) = 3

No, the answer is incorrect.

Score: 0

Accepted Answers:

$$\alpha = 4$$
,  $p(1) = p(3) = p(4) = 2$ ,  $p(2) = 3$ 

- 4) Consider the sequence graph given in Question 1. Select the correct 1 point option for the statements given below for scheduling using Hu's Algorithm for the MLRC problem. Assume no. of resources available is 3. If multiple nodes have the same label, choose the one with the smallest node ID.
- 1. Node 6 will be scheduled at time step 2
- 2. Node 8 will be scheduled at time step 2
- 3. Node 6 will be scheduled at time step 3
- 4. Node 8 will be scheduled at time step 3

#### (assessment? name=262)

- Feedback Form (unit? unit=37&lesso n=263)
- Week 03: Assignment Solution (unit? unit=37&lesso n=268)

Week 4: C-**Based VLSI** Design: **Advanced** Scheduling ()

Week 5: C-**Based VLSI** Design: Allocation and Binding

Week 6: C-**Based VLSI** Design: Allocation, Binding, Data-path and Controller Generation ()

Week 7: C-**Based VLSI** Design: **Efficient** Synthesis of C Code ()

Week 8: C-**Based VLSI** Design: Hardware Efficient C Coding ()

Week 9: C-**Based VLSI** 

- Statements 1 and 2 are correct
- Statements 2 and 3 are correct
- Statements 3 and 4 are correct
- Statements 1 and 4 are correct

No, the answer is incorrect.

Score: 0

Accepted Answers:

Statements 3 and 4 are correct

5) Based on Theorem 1 of Hu's Algorithm, what is the lower bound on the 1 point number of processors required given the following values?

$$\lambda = 5$$
,  $\alpha = 5$ ,  
p(5) = 2, p(4) = 2, p(3) = 3, p(2) = 4, p(1) = 3

- 2.33
- 2.8
- 3

Yes, the answer is correct.

Score: 1

Accepted Answers:

3

6) Identify the correct statement(s) regarding the candidate operations  $U_{l,k}$  1 point and unfinished operations  $T_{l,k}$  in the context of MLRC (Minimum Latency under Resource Constraints) scheduling.  $T(v_i) = k$  denotes node type k for node  $v_i$  for the graph G(V,E).

- $U_{l,k} = \{v_i \in V \mid T(v_i) = k \ \land \ t_j + d_j \geq l \ \ orall j ext{ such that } (v_j, v_i) \in E\}$
- $T_{l,k} = \{v_i \in V \mid T(v_i) = k \ \land \ t_i + d_i < l\}$
- $3. \quad U_{l,k} = \{v_i \in V \mid T(v_i) = k \ \land \ t_j + d_j \leq l \ \ \forall j \text{ such that } (v_j, v_i) \in E\}$
- 4.  $T_{l,k} = \{v_i \in V \mid T(v_i) = k \land t_i + d_i > l\}$ 
  - Only Statement 3 is correct
  - Statements 1 and 2 are correct
  - Statements 3 and 4 are correct
  - All statements are correct

No, the answer is incorrect.

Score: 0

Accepted Answers:

Statements 3 and 4 are correct

7) Consider the following sequence graph.

1 point

Design: Impact of Compiler Optimization s in Hardware ()

Week 10: Verification of High-level Synthesis ()


Week 11: Securing Design with High-level Synthesis ()

Week 12: Introduction to EDA and Recent Advances in C-Based VLSI Design ()

Live Sessions ()

Transcripts ()

Books ()



Assume resource constraint of  $\overline{2}$  multipliers and 1 alu and single cycle operations. Schedule it using list scheduling for the MLRC problem given the priority function equal to the distance of longest path from the sink node. If multiple nodes have equal priority, further prioritize the ones with the smaller node ID.

#### Statements

- 1. Node 1 is scheduled at time step 3
- 2. Node 8 is scheduled at time step 4
- 3. Node 6 is scheduled at time step 5
- 4. Node 9 is scheduled at time step 6

Which is/are the correct Statements?

- Only statements 1 and 2 are correct
- Only Statement 4 is correct
- All Statements are correct
- None of the Statements are correct

No, the answer is incorrect. Score: 0

Accepted Answers:

All Statements are correct

- 8) Consider the sequence graph of Question 7. Assume multipliers are pipelined with delay of 2 and alu 1, and resource constraint of 1 multiplier and 2 alus. Schedule it using list based scheduling for the MLRC problem given that the priority function equals distance of longest path from sink node. Which node is scheduled in time step 5?
  - Node 6
  - Node 7

<ul> <li>Node 8</li> <li>Node 9</li> <li>No, the answer is incorrect.</li> <li>Score: 0</li> <li>Accepted Answers:</li> <li>Node 9</li> </ul>	
9) Consider the sequence graph of Question 7. Given latency bound $\lambda = 4$ , 1 points $\lambda = 4$ , 2 points $\lambda = 4$ , 3 points $\lambda = 4$ , 2 points $\lambda = 4$ , 3 points $\lambda = 4$ , 4 points	nt
use list based scheduling for this MRLC problem to find the minimum resource required. Consider all operations are single cycle operations.	
<ul> <li>1 multiplier, 1 adder</li> <li>1 multiplier, 2 adders</li> <li>2 multipliers, 1 adder</li> <li>2 multipliers, 2 adders</li> <li>No, the answer is incorrect.</li> <li>Score: 0</li> <li>Accepted Answers:</li> <li>1 multiplier, 2 adders</li> </ul>	
10) At which time step is Node 1 scheduled in the solution to Question 9? 1 poi	nt
<ul><li>○ 1</li><li>○ 2</li><li>○ 3</li><li>○ 4</li></ul>	
No, the answer is incorrect. Score: 0 Accepted Answers:	

Χ



manda.shweta26@gmail.com >

NPTEL (https://swayam.gov.in/explorer?ncCode=NPTEL) » C-Based VLSI Design (course)



If already registered, click to check your payment status

### Course outline

About NPTEL ()

How does an NPTEL online course work? ()

#### Prerequisite: Week 0 ()

Week1: Introduction to C-based VLSI Design

Week2: C-Based VLSI Design: Basic Scheduling

## Week 2: Assignment 1

The due date for submitting this assignment has passed.

Due on 2025-08-06, 23:59 IST.

#### Assignment submitted on 2025-08-04, 21:15 IST

1) An Integer Linear Program always gives:

1 point

- Heuristic Solution
- Optimal Solution
- Near-optimal Solution.
- Approximate Solution

Yes, the answer is correct.

Score: 1

Accepted Answers:

**Optimal Solution** 

2) What is the full form of MLRC and MRLC Scheduling?

1 point

MLRC: Maximum Latency Resource Constraint MRLC: Minimum Resource Latency Constraint

MLRC: Minimum Latency Resource Constraint

MRLC: Minimum Resource Latency Constraint

MLRC: Minimum Latency Resource Constraint MRLC: Maximum Resource Latency Constraint

MLRC: Maximum Latency Resource Constraint MRLC: Maximum Resource Latency Constraint

No, the answer is incorrect.


- Lec 1: Introduction to Scheduling (unit? unit=28&lesso n=29)
- Lecture Note for Lec1 (unit? unit=28&lesso n=30)
- Lec 2: ILP formulation of Scheduling (unit? unit=28&lesso n=31)
- Lecture Note for Lec2 (unit? unit=28&lesso n=32)
- Lec 3: ILP formulation of MRLC and MLRC Scheduling (unit? unit=28&lesso n=33)
- Lecture Note for Lec3 (unit? unit=28&lesso n=34)
- Quiz: Week 2: Assignment 1 (assessment? name=260)
- Feedback
  Form (unit?
  unit=28&lesso
  n=261)
- Week 02:
  Assignment
  Solution (unit?
  unit=28&lesso
  n=267)

Week 3: C-Based VLSI Design: List Based Score: 0

Accepted Answers:

MLRC: Minimum Latency Resource Constraint MRLC: Minimum Resource Latency Constraint

3) Consider the following Data Dependency Graph. Each node represents *1 point* an operation, and each edge represents a data dependency. If the Multiplication operation takes 3 cycles, while the addition takes 2 cycles, then perform the ASAP and ALAP schedules on the graph. For ALAP, take the latency bound as 10 cycles. Also, the schedule begins from time step 1.



The ASAP and ALAP start time of operation V5 is

- **ASAP = 4, ALAP = 5**
- ASAP = 4, ALAP = 4
- ASAP = 1, ALAP = 6
- ASAP = 1, ALAP = 5

No, the answer is incorrect.

Score: 0

Accepted Answers:

ASAP = 1, ALAP = 6

- 4) Consider the information in Q3. The ASAP and ALAP start time of operation V3 is
  - ASAP = 4, ALAP = 5
  - ASAP = 4, ALAP = 4
  - ASAP = 1, ALAP = 6
  - ASAP = 1, ALAP = 5

Yes, the answer is correct.

Scheduling ()

Week 4: C-Based VLSI Design: Advanced Scheduling ()

Week 5: C-Based VLSI Design: Allocation and Binding ()

Week 6: C-Based VLSI Design: Allocation,

Binding, Data-path

and

Controller

Generation ()

Week 7: C-Based VLSI Design: Efficient Synthesis of

Week 8: C-Based VLSI

C Code ()

Design:

Hardware

Efficient C

Coding ()

Week 9: C-Based VLSI Design:

Impact of Compiler

Optimization

s in

Hardware ()

Week 10: Verification Score: 1

Accepted Answers:

ASAP = 4, ALAP = 4

- 5) Consider the Data Dependency Graph of Q3. What is the mobility value *1 point* of operations V4 and V5?
  - V4 = 1, V5 = 2
  - $\bigcirc$  V4 = 0, V5 = 3
  - V4 = 1. V5 = 4
  - 0 V4 = 0, V5 = 5

Yes, the answer is correct.

Score: 1

Accepted Answers:

V4 = 0, V5 = 5

- 6) Consider the Data Dependency Graph of Q3. What is the mobility value *1 point* of operations V3 and V6?
  - V3 = 1, V6 = 1

  - 0 V3 = 1, V6 = 0
  - 0 V3 = 0, V6 = 1

Yes, the answer is correct.

Score: 1

Accepted Answers:

V3 = 0, V6 = 0

- 7) Consider Q3. What is the number of cycles required to schedule all the *1 point* operations when the ASAP algorithm is applied?
  - 08
  - 9
  - **10**
  - **11**

Yes, the answer is correct.

Score: 1

Accepted Answers:

10

8) What are the constraints that are involved with MLRC?

1 point

- C1) Unique Start time.
- C2) Data dependency constraint.
- C3) Resource Constraint.
- C4) Latency Constraint.

Choose the correct option:

- C2 and C3.
- C1, C2 and C3

of High-level Synthesis ()

Week 11: Securing Design with High-level Synthesis ()

Week 12: Introduction to EDA and Recent Advances in C-Based VLSI Design ()

Live Sessions ()

Transcripts ()

Books ()

- C1, C2 and C4
- C2 and C4

Yes, the answer is correct.

Score: 1

Accepted Answers:

C1, C2 and C3

9) Consider the information in Q3. The unique start time constraint *1 point* equation for operation V5 is:

$$x_{5,1} + x_{5,2} + x_{5,3} + x_{5,4} + x_{5,5} + x_{5,6} = 1$$

$$x_{5.1} + x_{5.2} + x_{5.3} + x_{5.4} + x_{5.5} = 1$$

$$x_{5,2} + x_{5,3} + x_{5,4} + x_{5,5} + x_{5,6} = 1$$

$$x_{5,2} + x_{5,3} + x_{5,4} + x_{5,5} + x_{5,6} + x_{5,7} = 1$$

No, the answer is incorrect.

Score: 0

Accepted Answers:

$$X_{5.1} + X_{5.2} + X_{5.3} + X_{5.4} + X_{5.5} + X_{5.6} = 1$$

10) Consider the information in Q3. If we consider two multipliers are given, **1** point the equation for resource constraints at time step t4 for multiplication type will be (Time step starts from t1):

$$\bigcirc X_{3,4} + X_{5,4} + X_{2,4} \le 2$$

$$\bigcirc x_{3.4} + x_{1.4} + x_{2.4} <= 2$$

Yes, the answer is correct.

Score: 1

Accepted Answers:

$$x_{3.4} + x_{5.4} <= 2$$

Х



manda.shweta26@gmail.com >

NPTEL (https://swayam.gov.in/explorer?ncCode=NPTEL) » C-Based VLSI Design (course)



If already registered, click to check your payment status

### Course outline

About NPTEL ()

How does an NPTEL online course work? ()

#### Prerequisite: Week 0 ()

#### Week1: Introduction to C-based VLSI Design

- Lec 1: Introduction to C-Based VLSI Design (unit? unit=17&lesso n=18)
- Lecture Notes for Lec1 (unit?

### Week 1: Assignment 1

The due date for submitting this assignment has passed.

Due on 2025-08-06, 23:59 IST.

#### Assignment submitted on 2025-08-04, 21:03 IST

1) The correct sequence of the VLSI Design flow is:

1 point

System Specification → Architectural Design → High Level Synthesis → Physical Synthesis → Logic Synthesis → Fabrication → Packaging & Testing
 System Specification → Architectural Design → High Level Synthesis → Logic Synthesis → Physical Synthesis → Fabrication → Packaging & Testing
 Architectural Design → System Specification → High Level Synthesis → Logic Synthesis → Physical Synthesis → Fabrication → Packaging & Testing

System Specification → Architectural Design → High Level Synthesis →

Physical Synthesis  $\rightarrow$  Logic Synthesis  $\rightarrow$  Packaging & Testing  $\rightarrow$  Fabrication

Yes, the answer is correct.

Score: 1

Accepted Answers:

System Specification  $\rightarrow$  Architectural Design  $\rightarrow$  High Level Synthesis  $\rightarrow$  Logic Synthesis  $\rightarrow$  Physical Synthesis  $\rightarrow$  Fabrication  $\rightarrow$  Packaging & Testing

2) Consider the statements:

1 point

- S1) Moore's law states that the number of transistors in a chip doubles every five years.
- S2) According to Dennard's law, as the transistors are getting smaller, we can actually put more transistors in the same area. Hence, the power density also increases.

Then,

- Only S1 is correct.
- Only S2 is correct

unit=17&lesso n=19)

- Lec 2: C-based VLSI Design: An Overview (unit? unit=17&lesso n=20)
- Lecture Notes for Lec2 (unit? unit=17&lesso n=21)
- Lec 3: C-based VLSI
  Design:
  Problem
  Formulation
  (unit?
  unit=17&lesso
  n=22)
- Lecture Notes for Lec3 (unit? unit=17&lesso n=23)
- Lec 4: C-based VLSI
  Design:
  Course Plan
  (unit?
  unit=17&lesso
  n=24)
- Lecture Notes for Lec4 (unit? unit=17&lesso n=25)
- Quiz: Week 1: Assignment 1 (assessment? name=257)
- Feedback form (unit? unit=17&lesso n=258)
- Week 01: Assignment Solution (unit? unit=17&lesso n=266)

- Both S1 and S2 are correct
- Both S1 and S2 are wrong.

Yes, the answer is correct.

Score: 1

Accepted Answers:

Both S1 and S2 are wrong.

3) The correct sequence of the HLS flow is:

1 point

- Scheduling→Allocation&Binding→Preprocessing→Datapath & Controller Generation
- Preprocessing→Allocation & Binding → Scheduling → Datapath & Controller
   Generation
- Preprocessing→ Scheduling→ Allocation & Binding → Datapath & Controller Generation
- Preprocessing→Datapath & Controller Generation →
   Scheduling→Allocation & Binding

Yes, the answer is correct.

Score: 1

Accepted Answers:

Preprocessing→ Scheduling→ Allocation & Binding → Datapath & Controller Generation

- 4) Often, we use the term "nanometer (nm)" while discussing transistors in *1 point* VLSI. What exactly does this nanometer value represent in terms of transistor structure or distance?
  - Physical length of the transistor.
  - Distance between two adjacent transistors.
  - Distance between source and drain.
  - None of the above.

Yes, the answer is correct.

Score: 1

Accepted Answers:

Distance between source and drain.

5) Consider the statements:

1 point

- S1) Scheduling involves assigning timestamps to each operation.
- S2) Scheduling of operations can be done randomly without any constraints.
- S3) The input graph to scheduling is the Control & Data Flow Graph.

Choose the correct option:

- S1 and S3 is correct.
- S2 and S3 is correct.
- Only S1 is correct
- Only S3 is correct.

No, the answer is incorrect.

Week2: C-Based VLSI Design: Basic Scheduling ()

Week 3: C-Based VLSI Design: List Based Scheduling

Week 4: C-Based VLSI Design: Advanced Scheduling ()

Week 5: C-Based VLSI Design: Allocation and Binding ()

Week 6: C-Based VLSI
Design:
Allocation,
Binding,
Data-path
and
Controller
Generation ()

Week 7: C-Based VLSI Design: Efficient Synthesis of C Code ()

Week 8: C-Based VLSI Design: Hardware Efficient C Coding () Score: 0

Accepted Answers: Only S1 is correct

6) Match the following between C/C++ Constructs and RTL Constructs. 1 point

#### **C** Constructs

#### **RTL Constructs**

- A) Functions
  i) RAM/ROM
  ii) Modules
  C) Operators
  iii) Input/Output ports
- D) Arguments iv) Functional Units
  E) Arrays v) Registers
  - A-(ii), B-(i), C-(iii), D-(iv), E-(v)
  - A-(iv), B-(i), C-(iii), D-(v), E-(ii)
  - A-(iii), B-(ii), C-(iv), D-(v), E-(i)
  - A-(ii), B-(v), C-(iv), D-(iii), E-(i)


Yes, the answer is correct.

Score: 1

Accepted Answers:

A-(ii), B-(v), C-(iv), D-(iii), E-(i)

7) Consider the following Data Dependency Graph. Each node represents **1** point an operation, and each edge represents data dependency. Let each operation take one unit of time to execute.



If one multiplier and one arithmetic operator (which can perform addition and subtraction) are available, and t represents the time step, then consider the statements showing the flow of execution of the operations.

Week 9: C-Based VLSI
Design:
Impact of
Compiler
Optimization
s in
Hardware ()

Week 10: Verification of High-level Synthesis ()

Week 11: Securing Design with High-level Synthesis ()

Week 12: Introduction to EDA and Recent Advances in C-Based VLSI Design ()

Live Sessions ()

Transcripts ()

Books ()

- S1) V1 schedules at t1, V5 schedules at t2, V3 schedules at t3, V4, V2 schedules at t4 and V6 schedules at t5
- S2) V1 schedules at t1, V2 schedules at t2, V3 schedules at t3, V4,V5 schedules at t4 and V6 schedules at t5
- S3) V5 schedules at t1, V1 schedules at t2, V2 schedules at t3, V3 schedules at t4, V4 schedules at t5 and V6 schedules at t6 Then.
  - Both S1 and S2 are correct
  - Both S2 and S3 are correct
  - Both S3 and S1 are correct
  - Only S2 is correct

No, the answer is incorrect.

Score: 0

Accepted Answers:

Both S2 and S3 are correct

8) Consider the statements:

1 point

S1) The functional arguments in a function are implemented as ports in the RTL. S2) HLS generates an RTL in which both the datapath and controller FSM are present.

#### Then,

- Only S1 is correct.
- Only S2 is correct.
- Both S1 and S2 are correct.
- Both S1 and S2 are wrong.

Yes, the answer is correct.

Score: 1

Accepted Answers:

Both S1 and S2 are correct.

9) Consider the statements

1 point

- S1) If the lifetimes of two variables are overlapping, we can put them into the same register.
- S2) Allocation and Binding involve maximizing resource sharing, hence minimizing the number of resources.

#### Then,

- Only S1 is correct.
- Only S2 is correct
- Both S1 and S2 are correct
- Both S1 and S2 are wrong.

Yes, the answer is correct.

Score: 1	
Accepted Answers:	
Only S2 is correct	
10) The full form of HLS and VLSI is:	1 point
Hardware Level Synthesis and Very Long Scope Integration	
High-Level Synthesis and Very Large Scale Integration	
<ul> <li>Hardware Logic Simulation and Very Long Scale Integration</li> </ul>	
<ul> <li>High-Level Simulation and Very Large Scale Integration</li> </ul>	
Yes, the answer is correct. Score: 1	
Accepted Answers:	
High-Level Synthesis and Very Large Scale Integration	