

SHRIKRISHNA PANDIT

+91 8197359871, Bengaluru, Karnataka, India

✉ panditshrikrishna10@gmail.com  LinkedIn  GitHub

Profile: Final-year ECE student interested in VLSI, digital design, hardware architecture & reconfigurable computing. Open to research and internship opportunities.

Education

PES University, Bengaluru <i>B. Tech in Electronics and Communication Engineering (First Class)</i>	August 2022 – Present <i>Expected Completion Aug, 2026</i>
---	--

Experience

Ovii <i>Founding Engineer, Founding Marketer</i> <ul style="list-style-type: none">Developed Java-based REST APIs for AI-integrated testing and HR platforms, contributing 20% of backend development.Transitioned into marketing to lead outreach and community growth, representing Ovii at tech meetups.Contributed to both product stability and brand development during the startup’s formative phase.	Oct, 2023 – Present <i>Bengaluru, India</i>
--	---

Projects

6T SRAM Design and Simulation <i>Cadence Virtuoso (Layout, DRC, LVS in progress)</i> <ul style="list-style-type: none">Designed and simulated a 6-transistor SRAM cell with focus on read/write operation stability.Currently progressing through layout validation using DRC and LVS in Cadence Virtuoso.	April 2025
RISC-V Processor <i>Vivado</i> <ul style="list-style-type: none">Developed a single-cycle, 5-stage RISC-V (RV32I) processor in Vivado using Verilog HDL.Implemented instruction fetch, decode, execute, memory, and write-back stages.	November 2024
Layered Testbench for 4-bit Gray-Code Counter <i>SystemVerilog</i> <ul style="list-style-type: none">Built a modular SystemVerilog testbench including driver, monitor, scoreboard, and generator.Verified correctness and robustness of a 4-bit Gray-Code counter under different test scenarios.	October 2024
6D Sorter and Euclidean Distance Calculator on FPGA <i>SystemVerilog</i> <ul style="list-style-type: none">Implemented a parallel 6D sorter and Euclidean distance calculator using SystemVerilog on FPGA.Optimized for speed to accelerate k-nearest neighbors (KNN) classification tasks.	August 2024
Conductivity & Shielding Properties of ZINC Doped Polyaniline <i>Chemistry Research Paper</i> <ul style="list-style-type: none">Conducted material synthesis with Ag and Zn doping of polyaniline to enhance shielding behavior.Evaluated conductivity and EMI shielding effectiveness of pressed pellets in a lab environment.	December 2023

Technical Skills

Languages	System Verilog, Verilog, C, C++, Java, Python, Embedded C, SQL, Assembly.
Tools	Vivado, Vitis, Cadence (Virtuoso, Spectre, Genus), Quartus Prime, RIPES, LT-Spice, GNS3, Wireshark, MATLAB.

Leadership & Extracurricular

Silicon Club (Discrete Electronics Club) <i>Head of Club</i> Conducted workshops on soldering and hands-on electronics; Mentored juniors on circuit design and project development.	Till Aug 2025 <i>PES University, Bengaluru</i>
Entrepreneurship Club <i>Head of Events</i> Organized "Wolf of Wall Street", a stock market simulation for 450+ participants.	Till April 2025 <i>PES University, Bengaluru</i>
CodeChef Club <i>Member of Events and Operations team</i>	Till Jan 2025 <i>PES University, Bengaluru</i>
QQC (Quotient Quiz Club) <i>Member of Events and Operations team</i>	Till Feb 2025 <i>PES University, Bengaluru</i>

Certificates

- IEEE CAS Seasonal School 2025
- DIRv Symposium Participation
- Volunteering For VLSId Conference
- ISWDP Cohort-2 Level-1