P1). 3-Bit upcounter


Design code: Test bench code: module counter(input clk, rst, output reg module tb; [2:0]count); reg clk, rst; reg [2:0]temp; wire [2:0]count; always@(posedge clk)begin counter dut(clk, rst, count); if(rst) temp $\le 3'b0$; always #5 clk = \sim clk; else initial begin clk = 0; $temp \le temp + 1;$ rst = 1;end #10 rst = 0;assign count = temp; endmodule \$monitor("count = %0b", count); #50 finish; end initial begin \$dumpfile("dump.vcd"); \$dumpvars(0, clk, rst, count);

end

endmodule

OUTPUT:

```
reset = 0, count = 0
reset = 0, count = 1
reset = 0, count = 10
reset = 0, count = 11
reset = 0, count = 100
reset = 0, count = 101
reset = 0, count = 110
reset = 0, count = 111
reset = 0, count = 0
reset = 0, count = 1
reset = 0, count = 1
reset = 0, count = 10
reset = 0, count = 10
reset = 0, count = 11
```




P2). 3-Bit down counter

```
Design code:
                                     Test bench code:
module counter(input clk, rst,
                                     module tb;
output [2:0]count);
                                      reg clk, rst;
reg [2:0]temp;
                                      wire [2:0]count;
 always@(posedge clk )begin
                                      counter dut(clk, rst, count);
  if(rst)
   temp \leq 3'd7;
                                       always #5 clk = \sim clk;
  else
                                      initial begin
   temp \le temp - 1;
                                       clk = 0;
 end
                                       rst = 1;
 assign count = temp;
                                       #10 \text{ rst} = 0;
 endmodule
                                       #100 \text{ rst} = 1;
                                       #50 \text{ rst} = 0;
                                       $monitor("reset = \%0b, count = \%0b", rst,count);
                                       #200 $finish;
                                      end
                                     initial begin
                                       $dumpfile("dump.vcd");
                                        $dumpvars(0, clk, rst, count);
                                      end
                                     endmodule
```

OUTPUT:


```
reset = 0, count = 111
reset = 0, count = 101
reset = 0, count = 100
reset = 0, count = 11
reset = 0, count = 11
reset = 0, count = 1
reset = 0, count = 1
reset = 0, count = 0
reset = 0, count = 111
reset = 0, count = 111
reset = 0, count = 110
reset = 0, count = 101
reset = 0, count = 101
```



P3). 3- bit updown counter

```
Design code:
module counter(input clk, rst, up, output
[2:0]count);
reg [2:0]temp;
 assign count = temp;
 always @(posedge clk) begin
  if (rst)
   temp \leq 3'b000;
  else begin
   if (up)
    temp \le temp + 1;
   else
    temp \le temp - 1;
  end
 end
 endmodule
```

```
Test bench code:
// Code your testbench here
// or browse Examples
module tb;
 reg clk, rst, up, down;
 wire [2:0]count;
 counter dut(clk, rst, up, count);
 always #5 clk = \simclk;
 initial begin
  clk = 0;
  rst = 1;
  up = 1;
  #10 \text{ rst} = 0;
  up = 1;
  #100
  up = 0;
  $monitor("count = %0b", count);
   #500 $finish;
 end
 initial begin
  $dumpfile("dump.vcd");
  $dumpvars(0, clk, rst, up,count);
 end
endmodule
```




P4). Ring counter

```
module counter(input clk, rst, output
[3:0]out);
reg [3:0]temp;

always@(posedge clk )begin
  if(rst)
  temp <= 4'b1110;//declare with non zero
value
  else
  temp <= {temp[0], temp[3:1]};
  end
  assign out = temp;
  endmodule</pre>
```

```
Test bench code:
module tb;
 reg clk, rst;
 wire [3:0]out;
 counter dut(clk, rst, out);
  always #5 clk = \sim clk;
 initial begin
  clk = 0;
  rst = 1;
  #10 \text{ rst} = 0;
  #100 \text{ rst} = 1;
  #50 \text{ rst} = 0;
  monitor("reset = \%0b, out = \%0b",
rst,out);
 #200 $finish;
 end
initial begin
  $dumpfile("dump.vcd");
  $dumpvars(0, clk, rst, out);
 end
```

OUTPUT:



endmodule

P4). Johnson counter


Design code:

endmodule

module counter(input clk, rst, output [3:0]out); reg [3:0]temp; always@(posedge clk)begin if(rst) temp <= 4'b1110;//declare with non zero value else temp <= {~temp[0], temp[3:1]}; end assign out = temp;</pre>

Test bench code:

```
module tb;
 reg clk, rst;
 wire [3:0]out;
 counter dut(clk, rst, out);
  always #5 clk = \sim clk;
 initial begin
  clk = 0;
  rst = 1;
  #10 \text{ rst} = 0;
  #100 \text{ rst} = 1;
  #50 \text{ rst} = 0;
  monitor("reset = \%0b, out = \%0b",
rst,out);
 #200 $finish;
 end
initial begin
  $dumpfile("dump.vcd");
  $dumpvars(0, clk, rst, out);
 end
endmodule
```



Design code:	Test bench code:	_
OUTPUT:		

