
VERILOG BASIC PROGRAMS USING GATE LEVEL DATA FLOW AND STRUCTURAL MODELLING



P1). Gate level code for 2:1 MUX

Design code: module mux(i1, i0, s, y); input i1, i0, s; output y; wire w1, w2, w3; not n1 (w1, s); and a1 (w2, i0, w1); and a2 (w3, s, i1);

or o1 (y, w2, w3);

endmodule

Test bench code:

```
module mux test;
 reg i0, i1, s;
 wire y;
mux21 dut(.i0(i0), .i1(i1), .s(s), .y(y));
 initial begin
      i0=0; i1=0; s=0;
  #10 i0=0; i1=0; s=1;
  #10 i0=0; i1=1; s=0;
  #10 i0=0; i1=1; s=1;
  #10 i0=1; i1=0; s=0;
  #10 i0=1; i1=0; s=1;
  #10 i0=1; i1=1; s=0;
  #10 i0=1; i1=1; s=1;
 end
initial begin
  $monitor("Simulation time = %0t, i0 =
  %b, i1 = \%b, s = \%b, y = \%b", $time, i0,
  i1, s, y);
end
initial begin
  $dumpfile("dump.vcd");
  $dumpvars(0, i0, i1, s, y);
end
endmodule
```

```
Simulation time = 0, i0 = 0, i1 = 0, s = 0, y = 0 

Simulation time = 10, i0 = 0, i1 = 0, s = 1, y = 0 

Simulation time = 20, i0 = 0, i1 = 1, s = 0, y = 0 


Simulation time = 30, i0 = 0, i1 = 1, s = 1, y = 1 

Simulation time = 40, i0 = 1, i1 = 0, s = 0, y = 1 

Simulation time = 50, i0 = 1, i1 = 0, s = 1, y = 0 

Simulation time = 60, i0 = 1, i1 = 1, s = 0, y = 1 


Simulation time = 70, i0 = 1, i1 = 1, s = 1, y = 1
```



P2). Gate level code for 2:1 MUX using vector and concatenation

```
Design code:
                                    Test bench code:
module mux(i, s, y);
                                    module mux test;
                                     reg [1:0]i;
 input [1:0]i;
                                     reg s;
 input s;
                                     wire y;
                                     mux dut(.i(i), .s(s), .y(y));
 output y;
 wire w[3:1];
                                     initial begin
                                            \{i, s\} = 0;
 not n1 (w[1], s);
                                      #10 \{i, s\} = 3;
                                      #10 \{i, s\} = 6;
 and al (w[2], i[0], w[1]);
 and a2 (w[3], s, i[1]);
                                      #10 \{i, s\} = 12;
 or o1 (y, w[2], w[3]);
                                     end
                                     initial begin
endmodule
                                       $monitor("Simulation time= %0t, i=%b, s=%b,
                                    y=%b", $time, i, s, y);
                                     end
                                     initial begin
                                      $dumpfile("dump.vcd");
                                       $dumpvars(0, i, s, y);
                                     end
                                    endmodule
```


```
Simulation time= 0, i=00, s=0, y=0
Simulation time= 10, i=01, s=1, y=0
Simulation time= 20, i=11, s=0, y=1
Simulation time= 30, i=10, s=0, y=0
```



P3).Gate level code for full adder

```
Design code:
                                               Test bench code:
module full adder(a, b, cin, s, c);
                                               module full adder test;
                                                reg a,b,cin;
input a, b, cin;
                                                wire s,c;
                                                full adder dut(.a(a), .b(b), .cin(cin), .s(s),
output s, c;
wire w1, w2, w3;
                                                initial begin
xor x1(s, a, b, cin);
                                                    a=0; b=0; cin=0;
                                                  #10 a=0; b=0; cin=1;
and a1(w1, a, b);
                                                  #10 a=0; b=1; cin=0;
and a2(w2, b, cin);
                                                  #10 a=0; b=1; cin=1;
                                                  #10 a=1; b=0; cin=0;
and a3(w3, a, cin);
                                                  #10 a=1; b=0; cin=1;
or o1(c, w1, w2, w3);
                                                  #10 a=1; b=1; cin=0;
                                                  #10 a=1; b=1; cin=1;
endmodule
                                                 end
                                                initial begin
                                                  monitor("Simulation time = \%0t, a = 
                                               %b, b = \%b, cin = \%b, s = \%b, c = \%b",
                                               $time, a, b, cin, s, c);
                                               end
                                               initial begin
                                                  $dumpfile("dump.vcd");
                                                $dumpvars(0, a, b, cin, s, c);
                                               end
                                               endmodule
```

```
Simulation time = 0, a = 0, b =
                                  0, cin = 0, s = 0, c=0
Simulation time = 10, a = 0, b =
                                  0, cin = 1, s = 1, c=0
Simulation time = 20, a = 0, b =
                                  1, cin = 0, s = 1, c=0
Simulation time = 30, a = 0, b =
                                  1, cin = 1, s = 0, c=1
Simulation time = 40, a = 1, b =
                                  0, cin = 0, s = 1, c=0
Simulation time = 50, a = 1, b =
                                  0, cin = 1, s = 0, c=1
Simulation time = 60, a = 1, b =
                                  1, cin = 0, s = 0, c=1
Simulation time = 70, a = 1, b =
                                  1, cin = 1, s = 1, c=1
```



P4). Gate level code for 2x4 decoder

```
Design code:
                                               Test bench code:
module decoder(i1, i0, d0, d1, d2, d3);
                                               module decoder test;
                                                reg i1, i0;
input i1, i0;
                                                wire d0, d1, d2,d3,d4;
output d0, d1, d2, d3;
                                                decoder dut(.i1(i1), .i0(i0), .d0(d0),
wire w1, w2;
                                               .d1(d1), .d2(d2), .d3(d3));
not n1(w1, i0);
                                                initial begin
not n2(w2, i1);
                                                    i1=0; i0=0;
and a1(d0, w2, w1);
                                                 #10 i1=0; i0=1;
                                                 #10 i1=1; i0=0;
and a2(d1, w2, i0);
                                                 #10 i1=1; i0=1;
and a1(d2, i1, w1);
                                                end
and a1(d3, i1, i0);
                                                initial begin
endmodule
                                                 $monitor("Simulation time = \%0t, i1 =
                                               %b, i0 = \%b, d0 = \%b, d1 = \%b, d2 = \%b
                                               d3=%b", $time, i1, i0, d0, d1, d2, d3);
                                               end
                                               initial begin
                                                 $dumpfile("dump.vcd");
                                                $dumpvars(0, i0, i1, d0, d1, d2, d3);
                                               end
                                               endmodule
```


```
Simulation time = 0, i1 = 0, i0 = 0, d0 = 1, d1 = 0, d2=0 d3=0 

Simulation time = 10, i1 = 0, i0 = 1, d0 = 0, d1 = 1, d2=0 d3=0 

Simulation time = 20, i1 = 1, i0 = 0, d0 = 0, d1 = 0, d2=1 d3=0 

Simulation time = 30, i1 = 1, i0 = 1, d0 = 0, d1 = 0, d2=0 d3=1 

xmsim: \pmW,RNQUIE: Simulation is complete.
```



P5). Data flow code for 2x4 decoder

```
Design code:
                                               Test bench code:
module deco24(I, D);
                                              module deco24 test;
 input [1:0]I;
                                                reg [1:0]I;
 output [3:0]D;
                                                wire [3:0]D;
                                                deco24 dut(I, D);
 assign D[0]=(\sim I[1])\&(\sim I[0]);
                                                initial begin
 assign D[1]=(\sim I[1])\&(I[0]);
                                                   I=2'b00;
 assign D[2]=(I[1])&(\sim I[0]);
                                                 #5 I=2'b01;
                                                 #5 I=2'b10;
 assign D[3]=(I[1])&(I[0]);
                                                 #5 I=2'b11;
                                                end
endmodule
                                                initial begin
                                                 $monitor("SIM TIME= %0t, I=%b,
                                              D=%b ", $time, I, D);
                                                end
                                                initial begin
                                                 $dumpfile("dump.vcd");
                                                 $dumpvars(0,D,I);
                                                end
                                              endmodule
```

```
SIM TIME= 0, I=00, D=0001

SIM TIME= 5, I=01, D=0010

SIM TIME= 10, I=10, D=0100

SIM TIME= 15, I=11, D=1000


xmsim: *W,RNQUIE: Simulation is complete.
```



P6). Data flow code for 4x1 mux using vector and concatenation

```
Design code:
                                         Test bench code:
module mux41vector(I, S, Y);
                                         module mux41 vector test;
                                          reg [0:3]I;
                                          reg [1:0]S;
 input [0:3]I;
                                          wire Y;
 input [1:0]S;
                                          mux41vector dut(I, S, Y);
 output Y;
                                          initial begin
                                               \{I,S\}=0;
 assign Y = ((\sim S[1]) & (\sim S[0]) & I[0])
                                           #5 {I,S}=1;
                                           #5 {I,S}=8;
((\sim S[1])\&(S[0])\&I[1])|((S[1])\&
                                           #5 {I,S}=20;
(\sim S[0])\&I[2])|((S[1])\&(S[0])\&I[3]);
                                           #5 {I,S}=30;
                                          end
endmodule
                                          initial begin
                                           $monitor("Sim time=%0t, I=%b, S=%b,
                                         Y=%b", $time, I, S, Y);
                                          end
                                          initial begin
                                           $dumpfile("dump.vcd");
                                           \frac{0}{I}
                                         endmodule
```

```
Sim time=0, I=0000, S=00, Y=0
Sim time=5, I=1111, S=00, Y=1
Sim time=10, I=0010, S=11, Y=0
Sim time=15, I=1011, S=10, Y=1
Sim time=20, I=0111, S=10, Y=1
xmsim: *W,RNQUIE: Simulation is complete.
```



P7). Dataflow code for 2x1 mux

Design code:

```
module mux21 (i0, i1, s, y);
input i0, i1, s;
output y;
assign y=((\sim s)\&i0) \mid (s\&i1);
endmodule
```

Test bench code:

```
module mux21 test;
 reg i0, i1, s;
 wire y;
mux21 dut(.i0(i0), .i1(i1), .s(s), .y(y));
 initial begin
      i0=0; i1=0; s=0;
  #10 i0=0; i1=0; s=1;
  #10 i0=0; i1=1; s=0;
  #10 i0=0; i1=1; s=1;
  #10 i0=1; i1=0; s=0;
  #10 i0=1; i1=0; s=1;
  #10 i0=1; i1=1; s=0;
  #10 i0=1; i1=1; s=1;
 end
initial begin
  $monitor("Simulation time = %0t, i0 =
  %b, i1 = \%b, s = \%b, y = \%b", $time, i0,
  i1, s, y);
end
initial begin
  $dumpfile("dump.vcd");
  $dumpvars(0, i0, i1, s, y);
end
endmodule
```

```
Simulation time = 0, i0 = 0, i1 = 0, s = 0, y = 0 

Simulation time = 10, i0 = 0, i1 = 0, s = 1, y = 0 

Simulation time = 20, i0 = 0, i1 = 1, s = 0, y = 0 


Simulation time = 30, i0 = 0, i1 = 1, s = 1, y = 1 

Simulation time = 40, i0 = 1, i1 = 0, s = 0, y = 1 

Simulation time = 50, i0 = 1, i1 = 0, s = 1, y = 0 

Simulation time = 60, i0 = 1, i1 = 1, s = 0, y = 1 


Simulation time = 70, i0 = 1, i1 = 1, s = 1, y = 1
```



P8).Gate level code for 4x1 mux

Design code: Test bench code: module mux41(s0, s1, i0, i1, i2, i3, y); module mux41 tb; reg s0, s1; input s0, s1; input i0, i1, i2, i3; reg i0, i1, i2, i3; output y; wire y; wire x1, x2, w1, w2, w3, w4; mux41 dut(.s0(s0), .s1(s1), .i0(i0), .i1(i1), .i2(i2),.i3(i3), .y(y));not n1(x1, s1); not n2(x2, s0); and a1(w1, x1, x2, i0); initial begin i0=1; i1=0; i2=1; i3=0; and a2(w2, x1, s0, i1); s1=0; s0=0;and a3(w3, s1, x2, i2); and a4(w4, s1, s0, i3); #10 s1=0; s0=1;nor n3(y, w1, w2, w3, w4); #10 s1=1; s0=0; #10 s1=1; s0=1; endmodule end initial begin \$monitor("simulation time=\%0t, s0=\%b, s1=\%b, i0=%b, i1=%b, i2=%b, i2=%b, y=%b", \$time, s0, s1, i0, i1, i2, i3, y); end initial begin \$dumpfile("dump.vcd"); \$dumpvars(0, s0, s1,i0, i1, i2, i3, y); endmodule


```
simulation time=0, s0=0, s1=0, i0=1, i1=0, i2=1, i2=0, y=0 simulation time=10, s0=1, s1=0, i0=1, i1=0, i2=1, i2=0, y=1 simulation time=20, s0=0, s1=1, i0=1, i1=0, i2=1, i2=0, y=0 simulation time=30, s0=1, s1=1, i0=1, i1=0, i2=1, i2=0, y=1 xmsim: \pm W, RNQUIE: Simulation is complete.
```



P9).Data flow code for 4x1 mux

Design code: Test bench code: module mux41(s0, s1, i0, i1, i2, i3, y); module mux41 tb; input s0, s1; reg s0, s1; input i0, i1, i2, i3; reg i0, i1, i2, i3; output y; wire y; assign mux41 dut(.s0(s0), .s1(s1), .i0(i0), .i1(i1), .i2(i2), $y=((\sim s1)\&(\sim s0)\&i0)|((\sim s1)\&(s0)\&i1)|((s1)$.i3(i3), .y(y)); $\&(\sim s0)\&i2|((s1)\&(s0)\&i3);$ initial begin i0=1; i1=0; i2=1; i3=0; endmodule s1=0; s0=0;#10 s1=0; s0=1; #10 s1=1; s0=0; #10 s1=1; s0=1; end initial begin \$monitor("simulation time=\%0t, s0=\%b, s1=\%b, i0=%b, i1=%b, i2=%b, i2=%b, y=%b", \$time, s0, s1, i0, i1, i2, i3, y); end initial begin \$dumpfile("dump.vcd"); \$dumpvars(0, s0, s1,i0, i1, i2, i3, y); endmodule


```
simulation time=0, s0=0, s1=0, i0=1, i1=0, i2=1, i2=0, y=0 simulation time=10, s0=1, s1=0, i0=1, i1=0, i2=1, i2=0, y=1 simulation time=20, s0=0, s1=1, i0=1, i1=0, i2=1, i2=0, y=0 simulation time=30, s0=1, s1=1, i0=1, i1=0, i2=1, i2=0, y=1 xmsim: *W,RNQUIE: Simulation is complete.
```



P10). Gate level code for xor using nand

```
Design code:
                                             Test bench code:
module xornand(i1, i0, y);
                                             module xornand tb;
                                              reg i1, i0;
 input i1, i0;
 output y;
                                              wire y;
 wire w1, w2, w3;
                                              xornand dut(.i1(i1), .i0(i0), .y(y));
 nand n1(w1, i1, i0);
 nand n2(w2, i1, w1);
                                              initial begin
 nand n3(w3, i0, w1);
                                                 i1=0; i0=0;
                                               #5 i1=0; i0=1;
 nand n4(y, w2, w3);
                                               #5 i1=1; i0=0;
endmodule
                                               #5 i1=1; i0=1;
                                              end
                                              initial begin
                                               $monitor("simulation time=\%0t, i1=\%b, i0=\%b,
                                             y=\%b'', $time, i1, i0, y);
                                              end
                                              initial begin
                                               $dumpfile("dump.vcd");
                                               $dumpvars(0, i0, i1, y);
                                              end
                                             endmodule
```

```
simulation time=0, i1=0, i0=0, y=0 simulation time=5, i1=0, i0=1, y=1 simulation time=10, i1=1, i0=0, y=1 simulation time=15, i1=1, i0=1, y=0 xmsim: *W,RNQUIE: Simulation is complete.
```



P11). Data flow code for xor using nand

```
Design code:
                                             Test bench code:
module xornand(i1, i0, y);
                                             module xornand tb;
 input i1, i0;
                                              reg i1, i0;
 output y;
                                              wire y;
 wire w1, w2, w3;
                                              xornand dut(.i1(i1), .i0(i0), .y(y));
 assign w1 = \sim(i1 & i0);
 assign w2 = (i1 \& w1);
                                              initial begin
 assign w3 = (i0 \& w1);
                                                 i1=0; i0=0;
 assign y = (w2 \& w3);
                                               #5 i1=0; i0=1;
                                               #5 i1=1; i0=0;
endmodule
                                               #5 i1=1; i0=1;
                                              end
                                              initial begin
                                               $monitor("simulation time=\%0t, i1=\%b, i0=\%b,
                                             y=%b", $time, i1, i0, y);
                                              end
                                              initial begin
                                               $dumpfile("dump.vcd");
                                               $dumpvars(0, i0, i1, y);
                                              end
                                             endmodule
```

```
simulation time=0, i1=0, i0=0, y=0 simulation time=5, i1=0, i0=1, y=1 simulation time=10, i1=1, i0=0, y=1 simulation time=15, i1=1, i0=1, y=0 xmsim: *W,RNQUIE: Simulation is complete.
```



P12). Data flow code for 2x1 mux using nand

```
Design code:
                                              Test bench code:
                                              module muxnand test;
module muxnand(i1, i0, s, y);
                                               reg i1, i0, s;
 input i1, i0, s;
                                               wire y;
 output y;
                                               muxnand dut(.i1(i1), .i0(i0), .s(s), .y(y));
 wire w1, w2, w3;
                                               initial begin
 assign w1 = \sim(i0 & s);
                                                     i1=0; i0=0; s=0;
 assign w2 = \sim (s\&s);
                                                #10 i1=0; i0=0; s=1;
 assign w3 = \sim(i1 & w2);
                                                #10 i1=0; i0=1; s=0;
 assign y = (w1 \& w3);
                                                #10 i1=0; i0=1; s=1;
                                                #10 i1=1; i0=0; s=0;
endmodule
                                                #10 i1=1; i0=0; s=1;
                                                #10 i1=1; i0=1; s=0;
                                                #10 i1=1; i0=1; s=1;
                                               end
                                              initial begin
                                              $monitor("Simulation time = %0t, i0 = %b, i1 =
                                              %b, s = \%b, y = \%b", $time, i0, i1, s, y);
                                              end
                                             initial begin
                                                $dumpfile("dump.vcd");
                                                $dumpvars(0, i0, i1, s, y);
                                              end
                                              endmodule
```

```
xcelium> run 

Simulation time = 0, i0 = 0, i1 = 0, s = 0, y = 0 

Simulation time = 10, i0 = 0, i1 = 0, s = 1, y = 0 

Simulation time = 20, i0 = 1, i1 = 0, s = 0, y = 0 

Simulation time = 30, i0 = 1, i1 = 0, s = 1, y = 1 


Simulation time = 40, i0 = 0, i1 = 1, s = 0, y = 1 

Simulation time = 50, i0 = 0, i1 = 1, s = 1, y = 0 

Simulation time = 60, i0 = 1, i1 = 1, s = 0, y = 1 

Simulation time = 70, i0 = 1, i1 = 1, s = 1, y = 1 

xmsim: *W,RNQUIE: Simulation is complete.
```



P13). Gate level code for 2x1 mux using nand

```
Design code:
                                             Test bench code:
                                             module muxnand test;
module mux21nand(i1, i0, s, y);
                                              reg i1, i0, s;
 input i1, i0,s;
                                              wire y;
 output y;
                                              muxnand dut(.i1(i1), .i0(i0), .s(s), .y(y));
 wire w1,w2,w3;
                                              initial begin
 nand n1(w1,i0,s);
                                                    i1=0; i0=0; s=0;
 nand n2(w2,s);
                                               #10 i1=0; i0=0; s=1;
 nand n3(w3, i1);
                                               #10 i1=0; i0=1; s=0;
 nand n4(y,w1,w3);
                                               #10 i1=0; i0=1; s=1;
                                               #10 i1=1; i0=0; s=0;
endmodule
                                               #10 i1=1; i0=0; s=1;
                                               #10 i1=1; i0=1; s=0;
                                               #10 i1=1; i0=1; s=1;
                                              end
                                             initial begin
                                              $monitor("Simulation time = %0t, i0 = %b, i1 =
                                             %b, s = \%b, y = \%b", $time, i0, i1, s, y);
                                             end
                                             initial begin
                                               $dumpfile("dump.vcd");
                                               $dumpvars(0, i0, i1, s, y);
                                             end
                                             endmodule
```

```
xcelium> run
Simulation time = 0, i0 = 0, i1 = 0, s = 0, y = 0
Simulation time = 10, i0 = 0, i1 = 0, s = 1, y = 0
Simulation time = 20, i0 = 1, i1 = 0, s = 0, y = 0
Simulation time = 30, i0 = 1, i1 = 0, s = 1, y = 1
Simulation time = 40, i0 = 0, i1 = 1, s = 0, y = 1
Simulation time = 50, i0 = 0, i1 = 1, s = 1, y = 0
Simulation time = 60, i0 = 1, i1 = 1, s = 0, y = 1
Simulation time = 70, i0 = 1, i1 = 1, s = 1, y = 1
xmsim: *W,RNQUIE: Simulation is complete.
```

P14). Gate level code for 2x4 decoder

Design code: Test bench code: module decoder24 test; module decoder24(i1, i0, d0, d1, d2, d3); reg i1, i0; input i1, i0: wire d0, d1, d2, d3; output d0, d1, d2, d3; wire w1, w2; decoder24 dut(.i1(i1), .i0(i0), .d0(d0), .d1(d1), .d2(d2), .d3(d3));not n1(w1, i0); not n2(w2, i1); initial begin and a1(d0, w2, w1); i1=0; i0=0; and a2(d1, w2, i0); #5 i1=0; i0=1; and a3(d2, i1, w1); #5 i1=1; i0=0; and a4(d3, i1, i0); #5 i1=1; i0=1; end endmodule initial begin \$monitor("Simulationtime=%0t, i1=%b, i0=%b, d0=%b, d1=%b, d2=%b, d3=%b", \$time, i1, i0, d0,d1, d2,d3); end initial begin \$dumpfile("dump.vcd"); \$dumpvars(0, i1, i0, d0,d1,d2,d3); end endmodule


```
Simulationtime=0, i1=0, i0=0, d0=1, d1=0, d2=0, d3=0

Simulationtime=5, i1=0, i0=1, d0=0, d1=1, d2=0, d3=0

Simulationtime=10, i1=1, i0=0, d0=0, d1=0, d2=1, d3=0

Simulationtime=15, i1=1, i0=1, d0=0, d1=0, d2=0, d3=1

xmsim: *W,RNQUIE: Simulation is complete.
```



P15). Data flow code for 2x4 decoder

```
Design code:
                                               Test bench code:
                                              // Code your testbench here
module decoder24(i, d);
                                              // or browse Examples
 input [1:0]i;
                                                      module decoder24 test;
 output [0:3]d;
                                                  reg [1:0]i;
                                                  wire [0:3]d;
 assign d[0] = (\sim i[1]) & (\sim i[0]);
 assign d[1] = (\sim i[1]) & (i[0]);
                                                  decoder24 dut(.i(i), .d(d));
 assign d[2] = (i[1]) & (\sim i[0]);
 assign d[3] = (i[1]) & (i[0]);
                                                  initial begin
                                                      i=2'b00;
endmodule
                                                   #5 i=2'b01;
                                                   #5 i=2'b10;
                                                   #5 i=2'b11;
                                                  end
                                                  initial begin
                                                    $monitor("Simulation time=%0t, i=%b,
                                               d=%b", $time, i, d);
                                                  end
                                                  initial begin
                                                    $dumpfile("dump.vcd");
                                                    dumpvars(0, i, d);
                                                  end
                                                 endmodule
```

```
xcelium> run

Simulation time=0, i=00, d=1000

Simulation time=5, i=01, d=0100

Simulation time=10, i=10, d=0010

Simulation time=15, i=11, d=0001


xmsim: *W,RNQUIE: Simulation is complete.
```



P16). Gate level Even parity detector using 2x1 mux

Design code: Test bench code: // Code your testbench here module EPUMUX(a,b,c,y); // or browse Examples input a,b,c; module EPUMUX test; output y; reg a,b,c; wire w1, w2, w3; wire y; wire [1:0]i; EPUMUX dut(a,b,c,y); xor x1(i[1], b, c);xnor x2(i[0], b, c);initial begin not n1(w1, a); a=0; b=0; c=0; and a1(w2,w1,i[1]);#5 c=1; and a2(w3, a, i[0]);#5 b=1; c=0;or o1(y, w2, w3); #5 c=1; #5 a=1; b=0; c=0; endmodule #5 c=1;#5 b=1; c=0;#5 c=1; end initial begin \$monitor("simulation time=\%0t, a=\%b, b=\%b, c=%b, y=%b'', \$time, a, b, c, y);end initial begin \$dumpfile("dump.vcd"); \$dumpvars(0, a, b, c, y); endmodule


```
simulation time=0, a=0, b=0, c=0, y=0 simulation time=5, a=0, b=0, c=1, y=1 simulation time=10, a=0, b=1, c=0, y=1 simulation time=15, a=0, b=1, c=1, y=0 simulation time=20, a=1, b=0, c=0, y=1 simulation time=25, a=1, b=0, c=1, y=0 simulation time=30, a=1, b=1, c=0, y=0 simulation time=35, a=1, b=1, c=1, y=1 xmsim: *W,RNQUIE: Simulation is complete.
```



P17). Data flow Even parity detector using 2x1 mux

Design code: Test bench code: // Code your testbench here module EPUMUX(a,b,c,y); // or browse Examples input a,b,c; module EPUMUX test; output y; reg a,b,c; wire y; assign $y = ((-a)&(b^c))+((a)&(-(b^c)));$ EPUMUX dut(a,b,c,y); endmodule initial begin a=0; b=0; c=0; #5 c=1; #5 b=1; c=0;#5 c=1;#5 a=1; b=0; c=0; #5 c=1;#5 b=1; c=0;#5 c=1; end initial begin \$monitor("simulation time=\%0t, a=\%b, b=\%b, c=%b, y=%b'', \$time, a, b, c, y);end initial begin \$dumpfile("dump.vcd"); \$dumpvars(0, a, b, c, y); endmodule


```
simulation time=0, a=0, b=0, c=0, y=0 simulation time=5, a=0, b=0, c=1, y=1 simulation time=10, a=0, b=1, c=0, y=1 simulation time=15, a=0, b=1, c=1, y=0 simulation time=20, a=1, b=0, c=0, y=1 simulation time=25, a=1, b=0, c=1, y=0 simulation time=30, a=1, b=1, c=0, y=0 simulation time=35, a=1, b=1, c=1, y=1 xmsim: *W,RNQUIE: Simulation is complete.
```



P18). Code for 2x1 mux using ternary operator

Design code: Test bench code: module mux21 test; module mux21 (i, s, y); reg [1:0]i; input [1:0]i; reg s; input s; wire y; output y; mux21 dut(.i(i), .s(s), .y(y));assign y=(s==1'b0) ? i[0] : i[1];initial begin endmodule $\{i, s\} = 0;$ $#10 \{i, s\} = 1;$ $#10 \{i, s\} = 2;$ $#10 \{i, s\} = 3;$ end initial begin \$monitor("sim time=\%0t, i=\%b, s=\%b, y=\%b", \$time, i, s, y); end initial begin \$dumpfile("dump.vcd"); \$dumpvars(0, i, s, y); end endmodule

```
sim time=0, i=00, s=0, y=0
sim time=10, i=00, s=1, y=0
sim time=20, i=01, s=0, y=1
sim time=30, i=01, s=1, y=0
```



P19). Full adder using half adder(structural)

```
Design code:
                                       Test bench code:
//Half adder
                                       module FA TB;
module HA(A, B, S, C);
                                       reg A, B, C;
input A, B;
                                       wire S, Cout;
output S, C;
                                       FA dut(.A(A), .B(B), .C(C), .S(S), .Cout(Cout));
xor x1(S, A, B);
                                       initial begin
and a1(C, A, B);
                                              A=1'b0; B=1'b0; C=1'b0;
endmodule
                                                   A = 1'b0; B = 1'b0; C = 1'b1;
                                       #10
                                              A= 1'b0; B=1'b1; C= 1'b0;
//Full adder
                                              A= 1'b0; B=1'b1; C= 1'b1;
                                       #10
'include "HA.v"
                                       #10
                                              A= 1'b1; B=1'b0; C= 1'b0;
module FA(A, B, C, S, Cout);
                                       #10
                                              A= 1'b1; B=1'b0; C= 1'b1;
 input A, B, C;
                                       #10
                                              A= 1'b1; B=1'b1; C= 1'b0;
 output S, Cout;
                                       #10
                                              A=1'b1; B=1'b1; C=1'b1;
 wire w1, w2, w3;
                                       end
                                       initial begin
 HA H1(A, B, w1, w2);
 HA H2(w1, C, S, w3);
                                        $monitor("Simulationtime = \%0t, A=\%b, B=\%b,
                                       C=%b, S=%b, Cout=%b", $time, A, B, C, S,
 assign Cout=w2|w3;
endmodule
                                       Cout);
                                       end
                                       initial begin
                                       $dumpfile("dump.vcd");
                                        $dumpvars (0, A, B, C, S, Cout);
                                       end
                                       endmodule
```

```
Simulationtime = 0, A=0, B=0, C=0, S=0, Cout=0

Simulationtime = 10, A=0, B=0, C=1, S=1, Cout=0

Simulationtime = 20, A=0, B=1, C=0, S=1, Cout=0


Simulationtime = 30, A=0, B=1, C=1, S=0, Cout=1

Simulationtime = 40, A=1, B=0, C=0, S=1, Cout=0

Simulationtime = 50, A=1, B=0, C=1, S=0, Cout=1

Simulationtime = 60, A=1, B=1, C=0, S=0, Cout=1

Simulationtime = 70, A=1, B=1, C=1, S=1, Cout=1
```



P20). 4-bit adder using full adder and half adder

```
Design code:
                                                     Test bench code:
                                                     // Code your testbench here
//Half adder
                                                     // or browse Examples
module half_adder(A, B, Sum, Carry);
                                                     module four bit adder TB;
 input A, B;
                                                      reg [3:0] A, B;
 output Sum, Carry;
                                                      reg Cin;
 assign Sum = A \wedge B;
                                                      wire [3:0] Sum;
 assign Carry = A \& B;
                                                      wire Cout;
endmodule
                                                      four bit adder UUT (
//Full adder
                                                        .A(A), .B(B), .Cin(Cin),
module full adder(A, B, Cin, Sum, Cout);
                                                        .Sum(Sum), .Cout(Cout)
 input A, B, Cin;
 output Sum, Cout;
 wire w1, w2, w3;
                                                      initial begin
                                                        for (integer i = 0; i < 512; i = i + 1)
 half_adder HA1(.A(A), .B(B), .Sum(w1),
                                                     begin
.Carry(w2));
                                                         {A, B, Cin} = i;
 half adder HA2(.A(w1), .B(Cin), .Sum(Sum),
                                                         #5;
.Carry(w3));
                                                        end
 assign Cout = w3 | w2;
                                                      end
endmodule
//4 bit adder
                                                      initial begin
                                                        $monitor("Time=%0t | A=%b, B=%b,
'include "ha.v"
                                                     Cin=\%b \Rightarrow Sum=\%b, Cout=\%b'',
'include "fa.v"
                                                              $time, A, B, Cin, Sum, Cout);
module four bit adder(A, B, Cin, Sum, Cout);
                                                      end
 input [3:0] A;
 input [3:0] B;
                                                     initial begin
 input Cin;
                                                        $dumpfile("four bit adder.vcd");
 output [3:0] Sum;
                                                        $dumpvars(0, A, B, Cin, Sum, Cout);
 output Cout;
```

```
wire [3:1]C;

end

full_adder FA0(.A(A[0]), .B(B[0]), .Cin(Cin),

.Sum(Sum[0]), .Cout(C1));

full_adder FA1(.A(A[1]), .B(B[1]), .Cin(C1),

.Sum(Sum[1]), .Cout(C2));

full_adder FA2(.A(A[2]), .B(B[2]), .Cin(C2),


.Sum(Sum[2]), .Cout(C3));

full_adder FA3(.A(A[3]), .B(B[3]), .Cin(C3),

.Sum(Sum[3]), .Cout(Cout));

endmodule
```

```
IIME=2415 | A=1111, B=0001, CIN=1 => SUM=0001, COUL=1
                                                 Time=2420 | A=1111, B=0010, Cin=0 => Sum=0001, Cout=1
Time=0 | A=0000, B=0000, Cin=0 => Sum=0000, Cout=0
                                                 Time=2425 | A=1111, B=0010, Cin=1 => Sum=0010, Cout=1
Time=5 | A=0000, B=0000, Cin=1 => Sum=0001, Cout=0
                                                 Time=2430 | A=1111, B=0011, Cin=0 => Sum=0010, Cout=1
Time=10 | A=0000, B=0001, Cin=0 => Sum=0001, Cout=0
Time=15 | A=0000, B=0001, Cin=1 => Sum=0010, Cout=0
                                                 Time=2435 | A=1111, B=0011, Cin=1 => Sum=0011, Cout=1
Time=20 | A=0000, B=0010, Cin=0 => Sum=0010, Cout=0
                                                 Time=2440 | A=1111, B=0100, Cin=0 => Sum=0011, Cout=1
Time=25 | A=0000, B=0010, Cin=1 => Sum=0011, Cout=0
                                                Time=2445 | A=1111, B=0100, Cin=1 => Sum=0100, Cout=1
Time=30 | A=0000, B=0011, Cin=0 => Sum=0011, Cout=0
                                                 Time=2450 | A=1111, B=0101, Cin=0 => Sum=0100, Cout=1
                                                 Time=2455 | A=1111, B=0101, Cin=1 => Sum=0101, Cout=1
Time=35 | A=0000, B=0011, Cin=1 => Sum=0100, Cout=0
Time=40 | A=0000, B=0100, Cin=0 => Sum=0100, Cout=0
                                                 Time=2460 | A=1111, B=0110, Cin=0 => Sum=0101, Cout=1
Time=45 | A=0000, B=0100, Cin=1 => Sum=0101, Cout=0
                                                 Time=2465 | A=1111, B=0110, Cin=1 => Sum=0110, Cout=1
Time=50 | A=0000, B=0101, Cin=0 => Sum=0101, Cout=0
                                                 Time=2470 | A=1111, B=0111, Cin=0 => Sum=0110, Cout=1
Time=55 | A=0000, B=0101, Cin=1 => Sum=0110, Cout=0
                                                 Time=2475 | A=1111, B=0111, Cin=1 => Sum=0111, Cout=1
Time=60 | A=0000, B=0110, Cin=0 => Sum=0110, Cout=0
                                                Time=2480 | A=1111, B=1000, Cin=0 => Sum=0111, Cout=1
Time=65 | A=0000, B=0110, Cin=1 => Sum=0111, Cout=0
                                                Time=2485 | A=1111, B=1000, Cin=1 => Sum=1000, Cout=1
Time=70 | A=0000, B=0111, Cin=0 => Sum=0111, Cout=0
                                                Time=2490 | A=1111, B=1001, Cin=0 => Sum=1000, Cout=1
Time=75 | A=0000, B=0111, Cin=1 => Sum=1000, Cout=0
                                                Time=2495 | A=1111, B=1001, Cin=1 => Sum=1001, Cout=1
Time=80 | A=0000, B=1000, Cin=0 => Sum=1000, Cout=0
                                                 Time=2500 | A=1111, B=1010, Cin=0 => Sum=1001, Cout=1
Time=85 | A=0000, B=1000, Cin=1 => Sum=1001, Cout=0
                                                 Time=2505 | A=1111, B=1010, Cin=1 => Sum=1010, Cout=1
Time=90 | A=0000, B=1001, Cin=0 => Sum=1001, Cout=0
                                                 Time=2510 | A=1111, B=1011, Cin=0 => Sum=1010, Cout=1
Time=95 | A=0000, B=1001, Cin=1 => Sum=1010, Cout=0
                                                 Time=2515 | A=1111, B=1011, Cin=1 => Sum=1011, Cout=1
Time=105 | A=0000, B=1010, Cin=1 => Sum=1011, Cout=0
                                                Time=2525 | A=1111, B=1100, Cin=1 => Sum=1100, Cout=1
Time=110 | A=0000, B=1011, Cin=0 => Sum=1011, Cout=0
                                                Time=2530 | A=1111, B=1101, Cin=0 => Sum=1100, Cout=1
Time=115 | A=0000, B=1011, Cin=1 => Sum=1100, Cout=0
                                                Time=2535 | A=1111, B=1101, Cin=1 => Sum=1101, Cout=1
Time=120 | A=0000, B=1100, Cin=0 => Sum=1100, Cout=0
                                                Time=2540 | A=1111, B=1110, Cin=0 => Sum=1101, Cout=1
Time=125 | A=0000, B=1100, Cin=1 => Sum=1101, Cout=0
                                                 Time=2545 | A=1111, B=1110, Cin=1 => Sum=1110, Cout=1
Time=130 | A=0000, B=1101, Cin=0 => Sum=1101, Cout=0
                                                 Time=2550 | A=1111, B=1111, Cin=0 => Sum=1110, Cout=1
Time=135 | A=0000, B=1101, Cin=1 => Sum=1110, Cout=0
                                                Time=2555 | A=1111, B=1111, Cin=1 => Sum=1111, Cout=1
Time=140 | A=0000, B=1110, Cin=0 => Sum=1110, Cout=0 xmsim: *W,RNQUIE: Simulation is complete.
```



P21). Full adder using half adders(structural)

```
Design code:
                                       Test bench code:
//Half adder
                                       module FA TB;
module HA(A, B, S, C);
                                       reg A, B, C;
input A, B;
                                       wire S, Cout;
output S, C;
                                       FA dut(.A(A), .B(B), .C(C), .S(S), .Cout(Cout));
xor x1(S, A, B);
                                       initial begin
and a1(C, A, B);
                                              A=1'b0; B=1'b0; C=1'b0;
endmodule
                                                   A = 1'b0; B = 1'b0; C = 1'b1;
                                       #10
                                              A= 1'b0; B=1'b1; C= 1'b0;
//Full adder
                                              A= 1'b0; B=1'b1; C= 1'b1;
                                       #10
'include "HA.v"
                                       #10
                                              A= 1'b1; B=1'b0; C= 1'b0;
module FA(A, B, C, S, Cout);
                                       #10
                                              A= 1'b1; B=1'b0; C= 1'b1;
 input A, B, C;
                                       #10
                                              A= 1'b1; B=1'b1; C= 1'b0;
 output S, Cout;
                                       #10
                                              A=1'b1; B=1'b1; C=1'b1;
 wire w1, w2, w3;
                                       end
                                       initial begin
 HA H1(A, B, w1, w2);
 HA H2(w1, C, S, w3);
                                        $monitor("Simulationtime = \%0t, A=\%b, B=\%b,
                                       C=%b, S=%b, Cout=%b", $time, A, B, C, S,
 assign Cout=w2|w3;
endmodule
                                       Cout);
                                       end
                                       initial begin
                                       $dumpfile("dump.vcd");
                                        $dumpvars (0, A, B, C, S, Cout);
                                       end
                                       endmodule
```

