

SINGLE-ENDED 10T SRAM CELL WITH IMPROVED STABILITY

G. Anitha
Electronics and communication
engineering
St. Joseph's college of engineering
Chennai, India
anithagopi@gmail.com

Shruthi Krishnamithran
Electronics and communication
engineering
St. Joseph's college of engineering
Chennai, India
shruthimithran21@gmail.com

Yavanika.N
Electronics and communication
engineering
St. Joseph's college of engineering
Chennai, India
yavanikan00@gmail.com

Abstract— A Single- ended 10 transistor SRAM cell with improved stability is proposed . This cell uses a Schmitt Trigger (ST) inverter to improve read ability of the cell. The single ended term means that the cell uses such feature to reduce the power during switching. The simulation is done on a 180 nanometer Cadence technology. The cell gives 1.40 times more read static noise margin than the 6 transistor SRAM cell. During the write zero operation, the cell gives 312 millivolt of WSNM at 0.7 volt. For read operation, the cell provides 3.29 times low power during switching as compared to existing cell.

Keywords- SRAM- Static random access memory, ST- Schmitt Trigger, RSNM- Read static noise margin, WSNM- Write static noise margin.

1. INTRODUCTION

CMOS technology has enabled the semiconductor industry to meet its ever-increasing demand for computation speed and integration density. However, in nanometer-scale geometry, VLSI circuit and system design has many challenges.

2. EXISTING SYSTEM

6 transistor SRAM cell has a simple design but has a problem of data disturbance is along with it. For example, suppose 6T cell has $Q = 1$, then $QB = 0$.

If voltage (at QB) is equal to the threshold voltage of the inverters M1 and M2, transistor M2 is turned ON and the cell losses its content.

The above problem is called as data disturbance.

Thus, the existing 6T cell suffers from read disturbance problem based on the circuit design and it can be overcome by the proposed 10T SRAM cell.




Figure 1 Conventional 6T SRAM Cell

IN1	IN2	OUT
0	0	0
0	1	0
1	0	1
1	1	1

Figure 2 Existing system truth table




Figure 3 DSCH circuit of 6T SRAM Cell

The above diagram shows the diagram of 6T SRAM cell Using DSCH (Digital Schematic) software. The circuit has two inputs and one output. The output can be either a read or a write.

Timing diagram which gives the output for the inputs applied.

```
Verilog, Hierarchy and Netlist
Verilog Hierarchy Netlist Critical path

// DSCH 2.7a
// 03-04-2021 20:53:35
// C:\Users\SHRUTHI KM\Downloads\6t transistor.sch

module 6t transistor ( in1,in2,out1);
input in1,in2;
output out1;
pmos # (14) pmos (vdd,w1,w2); // 2.0u 0.12u
pmos # (7) pmos (w4,vdd,w3); // 2.0u 0.12u
nmos # (7) nmos (w4,vss,w3); // 1.0u 0.12u
nmos # (14) nmos (vss,w1,w2); // 1.0u 0.12u
nmos # (7) nmos (in2,w2,out1); // 1.0u 0.12u
nmos # (14) nmos (w3,out1,out1); // 1.0u 0.12u
endmodule

// Simulation parameters in Verilog Format
always
#1000 in1==in1;
#2000 in2==in2;

// Simulation parameters
// in1 CLK 10 10
// in2 CLK 20 20
```

Figure 6 Verilog Code of 6T SRAM Cell




Figure 4 DSCH schema to symbol of 6T SRAM Cell

The above figure gives the schematic of 6T SRAM Cell. It has two inputs and one output.

This is the Verilog Code for 6T SRAM cell generated from DSCH software. This code is used in the Microwind software to get the layout of the cell.




Figure 7 Microwind output for 6T SRAM Cell




Figure 5 DSCH Timing diagram of 6T SRAM Cell

For different inputs given to the circuit, we get a DSCH




Figure 8 Microwind output with timing diagram for 6T SRAM cell




Figure 9 Microwind waveform for 6T SRAM cell

3. PROPOSED SYSTEM

- The cell is made of two Schmitt Trigger inverters. The word lines WWL and WL is used to control M7 and M8 transistors.
- RBL, which means Read bit line is used to read the content from the cell. WBL, which means write bit line which is used to write the content in the cell. The OR Gate in the Figure 10, controls transistor M10.
- From the Figure , One OR Gate is shared by each row of sram cell array.
- During read zero operation, the potential of M9 is raised through PQB node.
- Figure 11 gives the truth table of the 10T SRAM cell.
- Transistor M10 switches ON and the source terminal of M3 is connected to ground.
- Under this situation, Q node is discharged to Word bit line through transistor M7 and to Read bit line through transistors M2 and M8.
- Charge eliminates at node Q, transistor M4 which is a PMOS transistor starts to conduct which tends to increase voltage at node QB .
- Now, node Q is set to logic '0' while QB is set to logic '1' which is a feedback action.
- To write a logic '1' in the 10T cell, WBL is raised to VDD. As a result, transistor M10 is OFF which causes the inverter M1, M2 and M3 which are the left inverters, to float.
- Thus the charges from WBL accumulates at node Q. Due to high value of Q, transistors M5 and M6 starts to conduct which pushes QB to become lower.
- Due to feedback action which is internally present, the node Q gets logic 1 which is $Q = 1$ while QB becomes low $QB = 0$.

- When read operation takes place, Read bit line is pre charged to VDD. WR and CS gets logic 1. Due to this, Transistor M10 switches ON.
- Now, if $Q = 0$ and $Q_B = 1$ is present in the cell then Read bit line is discharged to ground through transistors M8, M3 and M10 connected through RBL.
- Suppose, if $Q = '1'$ and $Q_B = '0'$ is present in the cell then Bit Line be at its pre charged level because transistor M3 is in OFF state.
- Thus, in the 10T cell, RBL is discharged to ground position conditionally
- M10 transistor remains switched ON in hold mode.




Figure 10 10T SRAM Cell

IN1	IN2	IN3	IN4	OUT1	OUT2
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	1	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	1	0	0	1
1	0	1	1	0	1
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	0	1
1	1	1	1	1	1
1	1	1	1	1	1

Figure 11 Truth table of 10T SRAM Cell

4. SOFTWARE REQUIREMENTS

Microwind is a tool used to design and get the simulated output at layout level.

DSCH is a software for logic design. It also includes delay and power consumption evaluation. From the Digital schematic software, we can check if the logic circuit is designed correctly which helps to manufacture the correct chip according to the specification and requirements.

5. SIMULATION




Figure 12 DSCH Circuit of 10T SRAM Cell

The circuit consists of four inputs and two outputs which can be read and write. When logic '1' is applied as input, NMOS of the cell act as logic '1' which means it act as a closed switch and PMOS of the cell act as open switch. Hence the path across NMOS provides conduction path and The circuit gives the output accordingly.

```

Verilog, Hierarchy and Netlist
Verilog | Hierarchy | Netlist | Critical path |
// DSCH 2.7a
// 03-04-2021 20:57:52
// C:\Users\SHRUTHI KM\Downloads\10T_modify.sch

module 10T_modify( in4,in3,in2,in1,out2,out1);
input in4,in3,in2,in1;
output out2,out1;
nmos #(42) nmos(out1,w1,out2); // 0.3u 0.05u
nmos #(35) nmos(out2,w4,out1); // 0.3u 0.05u
not #(14) inv(w7,in3);
nmos #(14) nmos(w4,vss,w7); // 0.3u 0.05u
nmos #(14) nmos(w1,vss,in3); // 0.3u 0.05u
pmos #(42) pmos(out1,vdd,out2); // 0.5u 0.05u
pmos #(35) pmos(out2,vdd,out1); // 0.5u 0.05u
nmos #(14) nmos(w4,w1,in4); // 0.3u 0.05u
nmos #(42) nmos(out1,in2,in4); // 0.3u 0.05u
nmos #(14) nmos(w7,out1,in1); // 0.3u 0.05u
nmos #(35) nmos(out2,in3,in1); // 0.3u 0.05u
endmodule

// Simulation parameters in Verilog Format
always
#1000 in4=~in4;
#2000 in3=~in3;
#4000 in2=~in2;
#8000 in1=~in1;

// Simulation parameters

```

Figure 13 Verilog code of 10T SRAM Cell

The Verilog Code for 10T SRAM Cell is generated in the DSCH Software. This Verilog code is used in the Microwind software to get the layout output of 10T SRAM Cell




Figure 14 Schema to symbol of 10T SRAM Cell

This figure gives the schematic of the 10T SRAM cell.

It has four inputs and two outputs.




Figure 15 Microwind output of 10T SRAM Cell




Figure 16 Microwind output with timing diagram for 10T SRAM




Figure 17 Microwind waveform for 10T SRAM Cell

6. DISCUSSION

The developments of our proposed work are described as follows:

Area efficiency: The 10T SRAM Cell uses the same area used by 6T SRAM cell.

Power consumption: The circuit of 10T SRAM cell uses two cross coupled inverters. This type of a circuit reduces the number of inputs for the transistors which helps in the power reduction even if the number of transistors in the SRAM cell increases.

7. AREA EFFICIENCY

MOS SIZE (μm)	6T Static Random Access Memory (SRAM) Cell	10T Static Random Access Memory (SRAM) Cell
Width of PMOS transistor	0.720 μm	0.720 μm
Length of PMOS transistor	0.120 μm	0.120 μm
Width of NMOS transistor	0.240 μm	0.240 μm
Length of NMOS transistor	0.120 μm	0.120 μm

Figure 18: Width and length of MOS transistors for 6T and 10T SRAM cell

8. REFERENCES

- [1] s. Porker, d. Cornick, s. Narendra, J.D. Shawns, a. Kesavarsi, et al., "Parameter variations and circuits and impact on micro architecture." Activities of the Design Automation Conference., P. 338-342, Jun.2003
- [2] Kulkarni JP, Kim Kay et al. (2007), "Sub-entry SRAM based on a 160 MV Robust Schmidt trigger", IEEE J Solid State Circuits, Volume 42, Issue 10, p. 2303-2313.
- [3] Kulkarni JP, Roy K (2012), "Ultra-Voltage Process-Variation-Tolerance Schmidt-Induction-Based SRAM Design", IEEE Trans. Large-scale integration, (VLSI) Syst., Volume 20, Issue 2, p. 319-332.
- [4] Leland Song, Montoi Robert Kay et al. (2008), "An 8D SRAM for Variation Tolerance and Low Voltage Operation in High Performance Temporary Storage", IEEE J Solid State Circuits, Volume 43, Issue 4, pp.956-962.
- [5] Lynn S, Kim Y, Lombardy F (2008), "High-constant nanometer memory for low power design", IEEE International Workshop on Design and Testing of Nano Devices, Circuits and Systems, p. 17-20.
- [6] Mansour SR, Comet RS, Misra DK (18-20 December, 2017), "9D SRAM Cell Single Finished Reading for Low Power Applications", International Symposium on Nano Electric and Information Systems IEEE, 2017; Bhopal.
- [7] Mansoor SR, Comet RS, Misra DK (2019), "The Nature of a 9D SRAM Cell Based on a Single Term Schmidt-Trigger", Journal of Microelectronics and Solid State Devices, Volume 6, Release 2, pp.26-31.
- [8] Paul S, Islam A (2016), "Variation Tolerance Difference for Ultra Power Applications 8D SRAM Cell", IEEE Trans Compute Aided Des Integrate Circuits System., Volume 35, Release 4, p. 549-558.
- [9] Sreedhara SR et al. (2011), "Microwatt Embedded Processor Plate for Medical System-On-Chip Applications", IEEE J Solid State Circuits, Volume 46, Issue 4, pp.721-730.
- [10] Wen L, Duan Z, Li Y, et al. (2014), "Analysis of the Reed Disturb-Free 9D SRAM Cell with Bit-

Interleaving Capability", Micro Electronics J., Volume 45, Issue 6, p. 81.