

Vidyavardhini's College of Engineering and Technology

Department of Artificial Intelligence & Data Science

AY: 2024-25

Class:

SE

Semester:

III

Course Code:

CSC 304 Course Name:

DIGITAL LOGIC & COMPUTER ARCHITECTURE

Name of Student: SHRUTI GAUCHANDRA Roll No. : 15 05 Assignment No.: Apply concepts of cache Farameters Title of Assignment:

Date of Submission:

Date of Correction:

Evaluation

Performance Indicator	Max. Marks	Marks Obtained
Completeness	5	4
Demonstrated Knowledge	3	3
Legibility	2	
Total	10	8

Performance Indicator	Exceed Expectations (EE)	Meet Expectations (ME)	Below Expectations (BE)
Completeness	5	3-4	1-2
Demonstrated Knowledge Legibility	3	2	1
Legibility	2	The state of	0

Checked by

Name of Faculty

: MS, KSHITIJA GHARAT

Signature

Date

Q1. Consider a 4-way set associative mapped cache with block size 4 KB. The size of the main memory is 16 GB and there are 10 bits in the Find - DSize of tache memory 2) Tag directory size. Given: - Cache type: 4-way set associative Block Size = 4 KB Main Memory = 16GB Tag Size = 10 bits Main memory size = 16GB = 234 bytes Block size = 4KB = 212 bytes. Since the block size is 4KB, we need 12 bits to select a word. word bits = 12 bits Set word Tag (10 bits) (12 bits) (12 bits) From the cache layout · Tag = 10 bits · Set = 12 bits · Word = 12 bits Total adress bits = 34 bits a) Cache size = 212 x 4 x 212 = 226 bytes FOR EDUCATIONAL USE

b) Tag directory size = 2'2 x 4 = 2'4 entries					
= 16 K entires					
22. The diagram shows an instruction stored	The diagram shows an instruction stored in				
memory addies 200 and 201. he have	memory addies 200 and 201. he have				
of instruction has value soo, no RI he	of instruction has value 500. The computer				
maine 4(1) (a) contain the street of the	has a processor register by name RI having				
address and contents of AC register to	address and contents of AC register for are				
the addressing modes discussed in th	the addressing modes discussed in the				
previous topic	previous topic				
i Register mode	i Register mode				
it Register induct mode	if Register indirect made				
iii Direct address made	iii Direct address mode				
v Relatine mode	iv Indirect address mode				
vi Index mode	vi Tudex mode				
vii Intermediate mode	vii Intermediate mode				
PC-200 200 boad to AC 1	Mode				
PC=200 200 Goad to AC 10 Address = 50					
No. 1 in the contract of the c					
R1 = 400 202 Next Institut					
600 900	77 77 10				
AC 800 300					
The state of the s	THE LAND				
FOR EDUCATIONAL USE					
POR EDUCATIONAL COD					

	Q:				- 1
\rightarrow	Given-				
	PC	(Program	Counter) = 200		
	PC (Program Counter) = 200 R1 = 400				
		100	A A A A A A A A A A A A A A A A A A A		-
	N C	(Accumul	umulator)		
	Men	nory value		A	7
		Address	Loaded to AL	Memory	
		1	1000000		
	l y	200	Address = 500	1 Josephal	
73	1	201	Next instr	And Links	
		399	Michala Mak	450	
Alay	1.13	400	male militar	700	7
		500	La Landard Add H	800	
		702	nanc in trate	325	
US	0.01	800	Carried La James	300	
			- Wak	Printed	(4)
(ishe	gister mode	· · · · · · · · · · · · · · · · · · ·	Service of the same	A
6	Effe	ctive Addr	the register Value in register value of R1 = 40	lookup,	data
	d	iredly in	the register	Lastan Da	40.1
0	AC	content -	Value in registe	V.	4
•	Lesu	lt - The Va	rhe of R1 = 40	0.	
refil.					
	(ii) R	egister Inc	direct mode:	M wabata	
4	Est	ective Addr	ess = The address	s stored i	n the
	1	and a direct	register.	AND THE	
			Value of R1.	The state of the s	

Memory address = 700 (iii) Direct Address Mode · Effective Address - The address is given directly by instruction. · AC Contents - Memory address = 500 · Result · PC = 200 M. Address = 500 Content of AC=800 (iv) Indirect Address Mode · Effective Address - The address stored at the given memory address. · At Contents - Value stored at final effective address · Result - Content of 500 = 800 Content of memory address 800 = 300 (V) Relative Mode · Effective Address - The address is relative to Program Counter (PC) · AC contents - Value stored at effective address · Cerult - Effective address = 700 Memory content at 700=800 (vi) Index Mode: · Effective Address - The address is given by adding an index to the base address · AC contents - Value stored at indexed Sundaram)

	Result - Base address = 500 and xR=100 Effective address = 600 Memory at 600 = 900						
	(Vi) Immediate Mode • Effective Address: No memory address, the operand is part of the instruction itself • Ac Contents Immediate value • Result - The instruction contains the value 500, So AC = 500						
	Addressing Mode	Effective Address	AC contents				
6	Register Mode		400				
0	Register indirect Mode	400	700				
6	Direct Address Mode	500	800				
6	Indirect Address Mode	.800	300				
0	Relative mode	700	800				
Ø	Index mode	600	900				
	Intermediate mo	le -	500				
Jundaram		FOR EDUCATIONAL USE					