

Vidyavardhini's College of Engineering and Technology Department of Artificial Intelligence & Data Science

AY: 2024-25

Class:	SE	Semester:	III
Course Code:	CSC304	Course Name:	DIGITAL LOGIC & COMPUTER ARCHITECTURE

Name of Student:	SHRUTI GAUCHANDRA
Roll No.:	15
Assignment No.:	01
Title of Assignment:	convert one number system to another and realize logic circuits vering basic gates
Date of Submission:	06/08/24
Date of Correction:	06/08/24

Evaluation

Performance Indicator	Max. Marks	Marks Obtained
Demonstrated knowledge	5	Lo
Legibility	3	2
Completeness and timely submission	2	2
Total	20	8

Performance Indicator	Exceed Expectations (EE)	Meet Expectations (ME)	Below Expectations (BE)
Demonstrated Knowledge	5	3-4	1-2
Legibility	3	2	1
Completeness and Timely submission	2	1	0


Checked by


MSKSHITIJA GHARAT : Charat : Cp 24 Name of Faculty


Signature


Date

91.	Convert Octal (532.125) 8 to decimal, binary and
	peradecimal
-	
	1) Octal to Decimal
	Whole part: 532
	$= (5 \times 8^{2}) + (3 \times 8^{1}) + (2 \times 8^{0})$
	$= (5 \times 64) + (3 \times 8) + (2 \times 1)$
	= 320 + 24 + 2
	= 346
	Fractional part: . 125
	$= (1 \times 8^{-1}) + (2 \times 8^{-2}) + (5 \times 8^{-3})$
	$= (1 \times 1) + (2 \times 1) + (5 \times 1) + (5 \times 1)$
	= 0.125 + 0.03125 + 0.009765625
	= 0.166015625
4	· Paralt , DAC , DIG(DIG(25
	Result: 346 + 0.1660 15625 = 346.01660 15625
	$\frac{-346.01660[5625]}{(532.125)_8 = (346.01660[5625]_{10}}$
	(5) (5) (5) (6) (7) (25) (6)
	@ Octal to Binary:
	5 3 2 125
	= 101 011 010. 001 010 101
	= 101011010.001010101
238	: (532.125) ₈ = (101011010.001010101)
	12
2	
~	
ıram	FOR EDUCATIONAL USE









need to be fetched from the memory or stored into the memory d) Memory Data Register (MDR): It stores instructions fetched from memory of any data that is to be transferred to, and stored in, memory. Ecurient Instruction Register (CIR): It stores the most recently fetched instructions while it is waiting to be coded and executed (1) Instruction Bryfel Register (IBR): The instruction that is not to be executed immediately is placed in the ineteraction buffer register IBR 9 Input/Output Devices: Program or data is read into main memory from the input device or secondary storage under the control of CPV input instruction. Output devices are used to output the information from a computer If some results are evaluated by computer and it is stored in the computer, then with the help of output devices, we can present them to the user (8) Buses: Data is transmitted from one part of a computer to another, connecting all major internal components to the CPU and menory, by the means of Buses. FOR FOLICATIONAL LISE

Types:
D'Data Bus:
It carries data among the memory unit,
It carries data among the memory unit, the I/O devices, and the processor.
(F) Address Bus:
It carries the address of data (not the
It- carries the address of data (not the actual data) between memory and processor
(iii) control Brus:
is the standard and from the
(and status signals from other devices) in order to control and co-ordinate all the
order to control and co-ordinate all the
activities within the computer