FSR ⇒ file selection Reg.

INDF Reg

Indirect Reg.

PCL → Prog. Counter low Byte
address = 09, 89 H

PCLath Reg. 0A, 8A.

8 bit reg. which can be used to decode the upper 5 bit's of PC.

PCLath → Can be read from or written to without affecting the PC.

Upper 3 bit remain Zero and serve no purpose. When PCL is written to, the lower 5 bits of PCLATCH are automatically loaded to upper 5 bits of PC.



PIC Family

Packages.

8 Pin 12C50x (12bit) – 14bit

18 Pin :- 16 C5X (12 bit) & 14bits

28 Pin : 16 C5X ——"——

40 ⇒ 18F - - -

44 - 64 12C, 18F, 24F - - -
(16-bit)



Basic pic Arch. 8

Status Reg

Reg. bank Select

Used in Combination with Indirect mode

Addr


Q1 Q2 Q3 Q4 Q1 — — Q4 Q1 — — Q4
OSC1
Q1
Q2
Q3
Q4
PC
PC
PC+1
PC+2
Same
Fetch Instr (P)
Execute Inst PC-1
Fetch PC+1
Execute PC
Fetch PC+2
Execute PC+1

⇒ OSC1 is divides into 4 even clocks ("Quadratures"). Q1, Q2, Q3, Q4.

decoding & execution. are done b/w next Q1 to Q4

Pipeling :-



TYCO ⇒ read MOVLW 55h.

TCY1 ⇒ execute ←— & read MOVWF PORTB

TCY2 ⇒ execute MOVWF PORTB & reads in call.——

TCY3 ⇒ execute's call & reads BSF — —∴ As BSF is not the one wanted or not the 1st inst of sub prog. so it needs to be read agn.

TCY4 ⇒ I-C is used in reading 1st instruction of SUB_1

TCY5 ⇒ execut'n IC of SUB_1 & reads next.

PIC Instructions

→ 35 instructions

→ Bit, Byte. Letral & Control.

Byte oriented

0..6 : 7th bit is destinating address.
1 if 1st reg. specified in 0 to 6th bit is destination reg.
0 if W reg.

8–13 : opcode

Bit oriented

:0–6 : 7 -- Same as Byte

7...9 : 3 bit. add within the 8 bit file reg.

10:–13 : opcode.

Literal and Control operation.

General.

0--7 : 8 bit. literal (immediate value)

8...13 : Opcode

Call & Goto

PC=13bits → 0_10 : 11 bit. (target address or literal value)
→ Upper. 2bits of PC loaded from PCLATCH<4:3>

11:13 opcode.

Byte : Both & Data movement.

(1.) addwf f, d :- Add Content of W with reg f if d=0 result is stored in W else in F. (d = destination bit)

addwf 0x20, 0

(2.) Clrf f: Content of reg. f are cleared & Zbit is set.

eg clrf 0x30

(3.) Movwf f.

move data from W reg to f.

movwf 0x04.

(4.) decfsz f, d — Conditional branch

↳ Dec f, place result in f. or W

skip next instn if result is zero

e.g decfsz 0x20, 1.

high code density

(5.) decf f, d :- Decrement f, Place result depending on value d, effect Zflg

e.g. decf 0x30, 0

increase ∴ Code density.

Literal Operation (immediate)

addlw K. : add literal K to W.

e.g addlw 0x05

movlw K. ⇒ move K → W

movlw 0x21.

SWAPF :- exchange places of 4 bit nibbles inside reg.

ALU ⇒

— MUL, DIV, Add.

Bit Manipulation. bcf ⇒ clear
bsf - set

bsf f,b set b (where b = 0 to 7) in reg f

e.g bsf 0x03,5

btfsc f,b

test bit b of reg f. , skip next instruction if bit is 0

btfsc 0x03,2

Control instructions

① goto K (K – 11 bit)

Unconditional branch, literal K is loaded into PC:

Goto there (LABEL)

② Call K.

Call Som.

③ retfie. → return from interrupt service routine & re-enable interrupts.

④ Sleep → Standby mode

⑤ Clrwdt → cleared. WDT.

RISC

- Inst with fixed length.
- involve reg. not memory locⁿ directly.
  - exe → short instr
  - next → stored in mem.

PIC is leading archi for low end Appⁿ.

↳

- 8 pin → 12C.
- 18 → 16C
- 28 → 16C
- 40 → 18F.
- 44 - 68

Status Reg.

bank select			Time out	Power Down	Zero bit	digit carry or Aux C	Carry
IRP	RP1	RP0	TO	PD	Z	DC	C.

- ALU status.
- Reset status
- Memory Bank.