



ASHOKA  
Date:  
Page No.

Ready to accept Interrupt

Call 2030 :-



RET :- unconditional



RET conditional


T<sub>0</sub> - T<sub>6</sub>,  
OF

29/10/18 call means, program counter keeps the program in stack. Put the content of PC in stack · SPH and SPL.


What if we want to do POP?

Pop up, (HL)

stack content  
is getting out



CNC 8020



SPHL, PCHL, XTHL, conditional call,  
INX, DCX, conditional jump


$$T_1 - T_6 \rightarrow OF$$

ASHOKA

Date:

Page No.:


## Memory :-



How CPU and I/O devices linked to memory

- Type of Memories and Interfacing of Memory  
How MP and memory work together?


## Classification of Memory :-



→ Time which we spend just to locate memory address

## Memory Pyramid :-

Label wise how much memory is going to be used.



- Cache
- label 1 → inside CPU (on chip)
  - label 2 → on Board
  - label 3 → out of Board

Main memory =  
semiconductor

Sec : HDD

## In the Pyramid

- 1) Memory size → Increasing on going down
- 2) Access time → Increasing on going upwards,
- 3) Cost per byte → on chip is always going to be expensive. Increasing on going up
- 4) Unit of Transfer →


1)

2)

electrical  
3)program  
4)electronic  
erassa


5)

### Semiconductor RAM



Info. stored even when  
light/power is cut

Prob with capacitor  
charging discharging



→ To prevent leakage we do Refresh, when S/R is refreshed there are very less chance of leakage. Charging of capacitor before leakage so no corruption of data.

→ We have more memory in less area. Most memory is always DRAM. Density of DRAM is high

#

	Memory Type	Category (R/W)	Erase	Write	Volatility
1) RAM		R/W	electrically byte level	Electrically	Volatile
2) ROM		R	- x -	Mask	Non volatile
3) electrically programmable EPROM	Read mostly		full chip level	electrically	Non volatile
4) EEPROM		--  --	--  --	--  --	--  --
(B) static) electronically erasable prog			Byte level	--  --	--  --
5) Flash		R/W	--  --	--  --	--  --


31/10/18

Density = No. of components in chip.  
 SRAM is faster because it is purely semiconductor devices. SRAM is very expensive compared to DRAM. DRAM consists of electrical components also so slower.

Primary memory → Data memory  
 consists of → Program memory

Primary memory is for usability Not for saving.


- # In flash shadow memory get generated that's why no of cycles gets decreased in this. So we are not able to load data freshly every time. That's why we use DRAM instead of flash.



- Purpose of sense amplify is to swing to rail  
(it generates a pulse → byte line amplitude or bit line)
- To Read & write we need some voltage levels for that we need amplifiers.

### Chip Packaging →

- Address lines
- Data lines
- Power lines
- GND lines
- $\overline{CE}$  → when it is active low to select the status of chip
- OE (output enable)
- R/W control




To get extra VPP

\* (RAS) Row address  
(CAS) column

WE

## chip structure :-




How many  $n$  we want decided by  $k$ .  
No. of  $k$  directly associated with address lines.

for  $6K$  we need  $16$  address lines


→  $128K$  memory  $\Rightarrow$   $17$  address lines, But in 8085 we have only  $16$  address lines Then how we will attach this memory?

- $CS \rightarrow$  chip select once it is on only then we can access our full memory.
- $WE \rightarrow$  for Read / write.




get extra voltage levels

only 8 Bit data bus for address



( Here we use rows and columns to point to a particular Memory location ).



### Incompatibility :-


while working as a team what problems can occur →

- 1) Bus Incompatibility
  - 2) Electrical
  - 3) Timing incompatibility (speed)
- # → we need to on some devices and off some device to get some more power.

chip select is the way how we will organize the whole circuitry.



ASHOKA  
Date:  
Page No.

→ ① Bus Incompatibility → chip select and other signals are also involved in device. ~~at~~ Data Bus needs to be address bus for some time we use D latch here.



(we need to create logic on our own).

2) Electrical: Tristate Buffer →




i/p      o/p  
enable low  
1/O  
o/p depends on the factors

direction of data flow →

		direction
D	E	$B \rightarrow A$
0	0	$A \rightarrow B$
1	0	Isolation / Tristate

2/11/18 Ao-A17



No. of pins in a device are very important. To know the complexity of circuit and other things we need to know about no. of pins.

On a single wire we can't have all the data. That's why we make combinations of chips to get 8 Bit or 16 bit data. This is Memory Banking.

For memory management Memory Bank work fine.

swing pulse amplify & voltage levels so that we can easily perform Read or write operation.

To overcome from Incompatibility we need some arrangements.

To sort out the problems b/w address and

B/w up

Address in


CS

Not


Data bus we use D latch so that Data Bus can be made Address bus for some time.

→ In electrical incompatibility → we simply shut down the devices which are not in use and give power to the devices which need power urgently.


→ IC which contains circuit of Bidirectional Buffer :-



- With many devices connected it is not possible to track all the softwares related with devices.
- Even two same connected device can't communicate properly because of incompatibility.
- Two device and one slower communicate with the help of Ready signal.



B/w CPU and memory now MR happens.

Memory Read cycle :-


# we assuming that CPU have already enabled the Read pin.

→ After tacc and after one block, valid data starts get loading on the CPU.

→  $tOH \rightarrow$  to close the operation

# Write cycle diagram :-

write  $\rightarrow$  Elec. Prog



In this cycle  
one operation 27  
gets over

$taw = \text{address setup time}$

ASHOKA

Date:

Page No.

- # If we know tacc time Then we get to know about the full operation.  
→ After access Read operation starts taking place
- # In case of Memory Read cycle → when we know about tacc → we get to know about the time of initiation and then memory Read cycle continues and operation takes place.
- In case of write cycle → only when we have twop → only then write operation takes place. In this we need to add all the time.
- why extra box ~~not~~ present in write cycle?  
RAS and CAS need not require extra time or settling time for write cycle.
- Whenever we design a memory two things are important →

$$tad + tds = 225 \text{ ns} \quad (\text{for } \begin{matrix} \text{MW} \\ \text{MR} \end{matrix})$$

In this cycle  
one operation  $\frac{2}{2} \times \frac{320}{2} = 320$   
get over  $tad + tds = 225 \text{ ns}$   
 $tad + tds + tacc = 800 \text{ nsec}$  (both)  
 $tacc = 800 - 225 = 575 \text{ nsec}$   
 $tacc \leq 575 \text{ nsec}$

Address setup, data setup and time to access the memory → imp

MIPS  $\rightarrow$  million ins. per second.

ASHOKA  
Date:  
Page No.

- In 800 nsec both Read and write cycle can take place.
- tacc should not be more than 575 nsec tacc is neither read time nor write time It is the time required to go to a particular memory location.

12/11/18

### Interfacing of slow devices :-

- How many MIPS you can make makes you powerful. If we itself gets slow for a slow device that is not a feasible option.



1)

Slow down  $\rightarrow$  Reduce frequency of your own device.


2)

Introduce wait cycle  $\rightarrow$  Master is connected with a no. of different devices and any change in Master affects all.

How wait cycle can be introduced?




We use Ready, to know about the state of occupancy or not.



ready active low  $\rightarrow$  device is ready to communicate.

ASHOKA  
Date: \_\_\_\_\_  
Page No. \_\_\_\_\_



Ready is '0' Then device go to wait state.

$Q$  is low  $\rightarrow$  we set the circuit of JK flip flop


### # Address space :-

Address Means how Address lines we have and space means how far we can go.

e.g.  $\frac{2K \times 8}{1}$

we need 11 address lines so by 11 add lines we can create 2k address space.

Memory Mapped and Port Mapped  
↳ we use full address Bus      ↳ we use less size of address Bus



This design is Port mapped I/O if I/O attached to A side then Memory mapped I/O

# At B side IN/OUT operation will take place

when I/O connected at B side then all the process takes place through Accumulator But when it is connected at A side Then we can perform more NO. of operations . we have more flexibility with memory mapped I/O than for port mapped I/O .

MM I O


- Varieties of addressing Mode.
  - NO need of any separate Instruction address space is occupied
  - communication happens through memory address

PM I/O

- don't have such kind of facility
  - IN|OUT P8 (Instruction)
    - Here we have diff address space But we need one extra pin
    - No data manipulation/ corruption
      - (Port address)

2K x 8      Memory chip

2K x 8 memory + we will go with A design to get more flexibility and with B design our Instruction will get useless.




and the pins 15-12 can't be left unused so we have to utilise all the resources.

$$\text{Total address} = \text{F000}$$


$\downarrow$

Packed BCD / Hexadecimal format (Byte wise)

Interfacing is making device communicate to the fullest.



When given  $2 \times 2K \times 8$



Partially decoded Addressing

ASHOKA  
Date: 14/11/18  
Page No.

chip1

IC1	F 000
	F 700
IC2	E 800
	E FFF
IC3	D 800
	D FFF

→ shadow memory  
shadow memory

→ Not strategic just utilising Resources  
But not in managed way.

→ we need to avoid shadow memory. how can I avoid shadow memory.

Memory should be like one after one But it is not coming this way

For this IC's connected should be in a planned way.

1<sup>st</sup> chip → 0000


07ff

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	A0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	chip 1
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	chip 1

chip 2 → 0 800 . }  
0 FFF . }

chip 3 → 1 000 . }  
1 7FF . }

0 0 0 10



Fully Decoded Addressing

Further expansion

In Partially decoded addressing →

- 1) wastage of memory
- 2) possibility of bus contention

# Interfacing of 6K x 8 Memory :-

Design and Interface 6K x 8 Memory using 8085 with 12K x 8. Starting address is 8000H.

Step 1 for 6K = 2K + 2K + 2K

Step 2 Address lines = A0 - A11 (for each 2K)

Step 3 Remaining address lines → Use them for chip select CS

Step 4 Memory Mapping →

A15	A14	A13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1 0 0 0 1

1 0 0 1 0

memory mapping } 8000 → 87FF ] chip 1 address  
 8800 → 8FFF ] chip 2 address  
 9000 → 97FF → chip 3 address.

Bit Pattern →      A15 | 14 | 13 | 12 | 11

1	0	0	0	0 → CS-1
1	0	0	0	1 → CS-2
1	0	0	1	0 → CS-3

