Design and intestice. AGK X8 meners to 8085 way 2KK8 Memory Chips. School Shashing address 8000th. Give the address Jange of each chip wed. Sol ". Step 1: The 6K x 8 memory is to be built wing 2Kx8 -) no. issues with data lines as (8) id for 6x62x GK - 3K4 2K+2K Step?: The address lines sequised for 2x Chip are 11 So Ao to A10. Should be directly Connected. to up address bus Step3: Remaining lines An to Any will be used to generate. Chip select signal for all 3 - 21x Chips constare yednessis Memory mapping! Ray ALT 14 13 12 11 10 00006 lat 1. 00000 K Chip, loopic ->K Dixitly given to memory this Select -> 8800 7 chip2 1 0000 1 000 0001 111 ->8FFF-0 00000 79000m 2K me many 001 ( | | | | 197FFW Chip3 0 01 6

Bit Pattern: Chip Scheet. Am A12 AII AIZ A15 00 0 0 2KX8 2nd 0 A6-7 Do-7 A8-10 PRD MEMP menno 2Kx8(2) 2K1809 Air THE SK X8 CI) Any 4 RD GRA GLB ā Si. 9000(4) 8800 8000 97Ffm) 8FFF 8794 Az C 10 B An