

## Class 08: NMOS, Pseudo-NMOS


Topics:

- 02 NMOS Logic Gates
- 03 NMOS Logic Gates
- 04 Pseudo-NMOS
- 05 Pseudo-NMOS
- 06 Transistor Equivalency


# Class 08: NMOS, Pseudo-NMOS

## NMOS (Martin c. 1)

- nMOS Inverter with resistive load
- nMOS Inverter with depletion load





- switch level model



(a) NMOS off (b) NMOS on


want to realize resistor with a transistor

- Including transistor resistance




W/L  $Q_1 >$  W/L  $Q_2$  so  $Q_1$  can "pull down"  $V_{out}$

- nMOS NOR gate




- nMOS NAND gate



# Class 08: NMOS, Pseudo-NMOS



## NMOS (Martin c. 1)

- General nMOS schematic



- single load transistor
- parallel and series nMOS transistor to complete the *compliment* of the desired function  
i.e., they determine when the output is low "0" rather than high "1"


Examples: depletion-load nMOS logic




# Class 08: NMOS, Pseudo-NMOS

## Pseudo-NMOS (Martin c. 4)

- NMOS Common-Source Amplifier with current source load and load capacitor



- Current-source realized with a PMOS transistor



$$I_D = \frac{\mu_p C_{ox} W}{2 L} (V_{SG} + V_{tp})^2$$

$$= \frac{\mu_p C_{ox} W}{2 L} V_{eff}^2$$

$$V_{eff} = V_{gs} - V_t$$

$$V_{ds} = V_{gs} + V_{dg}$$


at saturation,  $V_{dg} = -V_t$

Valid if:  
 $V_{eff} = |V_{ds-sat}| > |V_{gs}| - |V_{tp}|$   
 -want drain at least  $V_t$  from gate

- Pseudo-NMOS inverter with PMOS load

- Choose W/L so that:  $(W/L)_1 = \frac{(W/L)_2}{2}$

- Choose Vbias in between VDD and ground



Q2 always on since  $|V_{gs}| > |V_{tp}|$   
 Q2 in saturation if (for  $V_{DD}=3.3$ )  
 $|V_{ds}| > |V_{eff}| > |V_{gs}| - |V_t|$   
 $V_{DD} - V_{out} > |V_{gs}| - |V_t|$   
 $V_{out} < V_{DD} - |V_{gs}| + |V_t|$   
 $V_{out} < 1.65 + V_t < 2.45$

Q1 in saturation if  
 $V_{gs} = V_{in} > V_t$   
 $V_{ds} > V_{eff} > V_{gs} - V_t \Rightarrow$   
 $V_{out} > V_{in} - V_t$

- Power Dissipation:

output low ( $V_{in}$  is high):  $P = I_L * V_{DD}$

output high ( $V_{in}$  is low):  $P = 0$


average static dissipation:  $P = \frac{1}{2} * I_L * V_{DD}$

# Class 08: NMOS, Pseudo-NMOS

## Pseudo-NMOS (Martin c. 4)

### XOR Logic in Pseudo-NMOS


$$\begin{aligned}
 y &= x_1 \oplus x_2 = x_1 \bar{x}_2 + \bar{x}_1 x_2 \quad \text{remember:} \\
 &= \overline{x_1 x_2 + x_1 \bar{x}_2} \quad a' + b' = (ab)' \\
 &= \overline{x_1 x_2 + x_1 + x_2} \quad a'b' = (a+b)'
 \end{aligned}$$



### Evaluating functions from schematics


1. start with any transistor connected to ground
2. OR parallel and AND series transistors, combining all subnets in same manner
3. do again for each transistor connected to ground, and combine groups
4. take the compliment of the result

Example:



$$V_{out}' = [ x_1 (x_4 + (x_2+x_3) (x_5+x_6+x_7) ) ]$$

$$V_{out} = [ x_1 (x_4 + (x_2+x_3) (x_5+x_6+x_7) ) ]'$$



# Class 08: NMOS, Pseudo-NMOS

## Transistor Equivalency (Martin c.2, c.4)

- Scaling both W and L

$$Q_1 \text{ with } W/L \equiv Q_{eq} \text{ with } (KW)/(KL) \text{ for any } K$$

- transistors act the same (to first order)

- Series Transistors

$$Q_2 \text{ in series with } Q_1 \text{ (} W/L_2 \text{ and } W/L_1 \text{)} \equiv Q_{eq} \text{ with } W/(L_1 + L_2)$$

- effectively increases L

- Parallel Transistors

$$Q_1 \text{ in parallel with } Q_2 \text{ (} W_1/L \text{ and } W_2/L \text{)} \equiv Q_{eq} \text{ with } (W_1 + W_2)/L$$

- effectively increases W

### Example: Parallel Transistors




Figure 2.17: (a) layout, (b) schematic direct from layout, (c) simplified schematic