

status signal :-

	IO/M	S1	S0	control signals
OF	0	1	1	$\overline{RD} = 0$
MR	0	1	0	—    —
MW	0	0	1	$\overline{WR} = 0$
IOR	1	1	0	$\overline{RD} = 0$
IOW	1	0	1	$\overline{WR} = 0$
INTA	1	1	1	$\overline{INTA} = 0$

They work  
acc to S  
combination  
of  
states  
signals

Reset	Z	X	X
HALT	Z	0	0
HOLD	Z	X	X

$$\overline{RD} = \overline{WR} = Z$$

$$\overline{INTA} = 1$$

Z = Tristate

Timing Diagram :-

- It is important because it enables us to see how CPU executes these instructions
- which signals are activated at what i/p
- Graphical Plots.

3 Machine cycles  $\rightarrow$  OF + MR + MW

- Instruction Cycle  $\rightarrow$  Time required to execute an instruction is Ins. time / cycle / period.

- Machine Cycles  $\rightarrow$  Ins. cycle must have multiple machine cycles. Time required to access memory or I/O.

$\rightarrow$  OF                     $\rightarrow$  IOR                     $\rightarrow$  IOW  
 $\rightarrow$  MR                     $\rightarrow$  MW


call have max no. of Machine cycles.

ASHOKA  
Date:  
Page No.


In Ins. cycle there will be one opcode and multiple MR, MW, IOR, IOW

$$IC = OF + XMR + XMW + XIOR + XIOW$$


X can be from 0 to 4/5.




To double the performance of MP we use both the phases of clock.



## Execution of Information :-



- If in case of LDA we have STA then ?  
Accumulators content needed to be stored at some Memory.  
we need to Read full ins. first → Then for execution instead of MR we need MW.





Till our Read or write are not activated we can't show the Read/ write operation only with status lines we can't achieve this task.  
we always have separate Read/ write pin.

Can we execute it without select line?


→ Select lines set the mode of operation means before T3 we know that we need to perform Read operation we can activate it before some time so lagging will be removed by this.

# Why unspecified time? Because this is the only time if we get delay in reading higher order address we can comprehend that time in unspecified time. upto T3 if we get some delay it gets compensated in the T4 clock state.

→ If the memory is very slow in our device then instead of T3 we get Twait state.



We do not count Twait in our counting clock states let's suppose we get 3 Twait states it becomes a machine cycle in self.



→ wait state means we are getting delay. It is counted in Total execution time.

$$f = \frac{1}{3 \text{ MHz}} = 0.32 \mu\text{s}$$

Total execution time =  $\frac{11}{3} \times 0.32 \mu\text{s}$

~~11 machine cycles~~  $T_1 - T_4 + T_1 - T_2 + 3T_W + T_3 - T_4$

→ When processor use BIMC?

In DAD sp instruction

1 Byte size of instruction

DAD sp uses 2 BIM cycles. For this

→ OF + BIMC + BIMC

73 opcode

Because of complexity of this instruction. Processor takes a lot of time to execute it.

→  $10 \times 0.32 \mu\text{s} = \text{Total time}$

→ Till Ready is active high we can't execute any op (NO Read/ write) But when it low we can perform Read/ write operation

→ for LOA  
STA  
HLT → we have opcode fetch of  $4T$  or  $6T$  states

# Call → All calls Required  $6T$  states } conditional or unconditional

# RET → conditional

# DCX  $sp$

# INX  $sp$

# SPHL

# PCHL

They  
Require  
 $6T$   
states

RET  $\rightarrow$  4 T states

RNZ  $\rightarrow$  6 T states

CNC  $\rightarrow$  6 T states (call of  
not carry)

ASHOKA

Date:


Page No.

# In conditional Return It need to check the condition so It needs more time.

12/10/18


Some instructions in which wait state may happen. 39 P8 / 40 P8  
IN P8 / OUT P8

9000	39
9001	



Instruction is fetched here

P8  $\rightarrow$  address where we need to do read operation



If the device is slow and as soon as Ready gets low T<sub>3</sub> becomes TW state. When the ~~device~~ device gets Ready and data is ready for execution then T<sub>3</sub> state will occur after 2TW states.


This is ~~BIMC~~ not BIMC because BIMC only when we have 3 TW states.

What will happen in the case of out?

For I/O Out the 3<sup>rd</sup> cycle will become I/O write because data is going to some other place and we are dumping data to some other device.

### # States of Execution →

How programmable device works?



→ It is just not that simple → complex in nature

### # state Transition Diagram :-

difference b/w Timing diagram & State Transition diagram.


In Timing diagram we see now opcodes fetch

In Timing diagram we have  $T_1$ ,  $T_2$ ,  $T_3$ ,  $T_4$  and we will discuss them in STD. In 4T states one machine cycle.

ASHOKA

Date:  
Page No.

is taking place, how an Inf is getting executed but in state transition diagram we look for different - different states.



- Half of instruction never gets executed, it is the prior duty to fully execute the instruction and then step forward that's why if after T1, interrupt occurs then it does not go for interrupt but first it fully executes the instruction and then check for next instruction.


→ LDA A \$16  
MOV ↓ we do not execute full length program we can leave program half. But if some instruction is remaining half then firstly execute it then go to interrupt.

15/10/18

3 steps Parts of Program →  
fetch, decode, execute

- Usually in Real life Programs never stop running.
- Hold or Halt occurs in 3 states.
  - 1) Hold Request
  - 2) Valid Interrupt
  - 3) EOP.

T<sub>1</sub> HALT



Hold means stopping the current program

can occur due to

→ HLDA request

→ Valid Interrupt

ASHOKA

Date:

Page No.

# If it is EOP we handle it differently.

Valid INT

different  
processes

after HALT  
condition.

(True)

T1

↓  
Send INTA ff  
Reset INTE

- If after Halt = 1 ans yes go to T<sub>halt</sub> If NO Means Regular Process go back to T<sub>1</sub> again.
- After getting valid interrupt (6.5, 5.5, 7.5) It checks for setting INTA flip flop and Reset the Interrupt enable. After setting this enable go back to T<sub>1</sub> and perform Normal process.

→ What will happen when system is in T<sub>reset</sub> state?


System is Idle, performing Nothing. System pointing to 00. To execute some program, It comes to T<sub>1</sub> state.

→ T<sub>wait</sub> Means system is Not Ready to perform the further operations and can't execute anything.

→ T<sub>hold</sub> It occurs when somebody wants to become Bus Master and access the system bus.

→ After resetting from T<sub>hold</sub> we check for Halt condition (Yes / No).

## Timing Diagram of HALT :-



After opcode fetch S/S goes to wait state in execution of Halt command.


Halt is not shut down (same with EOP). It means system remains in idle state. Nothing to execute.

→ MOV M A → 1 Byte      } Black pen  
                 ↓ HL pair Register      } Diagram above  
                 4 cycles.



→ JNC 2001 → 1<sup>st</sup> opcode fetch cycle  
same as Halt

always 4 cycles.



jmp A16, STAX B, LOD X D

- In opcode fetch PCB of CPU only realise what to do, it does not execute anything.
- After OF it starts execution of program & this is now timing diagram is formed.

17/10/18

MOV A, M

MOV M, A

→ Pointing to HL Register Pair

In MOV M, A cycle (In 2<sup>nd</sup> Machine cycle we need write cycle to write the content of accumulator in M register).


UnitInterrupt :-

- 1) Interrupt process should be enabled using EI.  
EI is an Instruction. (Enable Interrupt)
- 2) MP checks for an interrupt during execution of every instruction.
- 3) If there is an interrupt and if the interrupt is enabled using the Interrupt Mask. In this case MP will execute the instruction and Reset the INTR ff.
- 4) MP then executes a call instruction that sends the execution to appropriate location in Interrupt vector table.

ISS/ISR → Interrupt service subroutine

# The call address is already being set before (Things we need to see in vector table).


⑤ DI → 1<sup>st</sup> line of code. First line of subroutine is always DI. and 2<sup>nd</sup> last line of subroutine EI. Last ons of subroutine is Return (conditional | unconditional).



With call we can even handle 13 interrupts because we ~~are~~ are working with the help of stack But with Return we can't do this job perfectly.

conditional call is never a part of interrupt handling. Call do help us.


→ we need to know about the equivalent address of the Interrupt occurring. That's what vector Table tell us.



Until unless EI flip flop is on no another Interrupt can occur.

Because here we are dealing with stack LIFO

→ How to decide we need to enable DI or not?



→ If you enter in a subroutine Then you have to execute it fully upto Return.

ASHOKA

Date:


Page No.

→ The only way to come out from a subprogram is to stop, Reset and Return.

→

Priority

Sensitivity



M BLOCK → Mask

need to  
define the  
address

RST 6

Get  
RST  
case

RST 7

Hardware

Interrupt Case

(how)

why

INTR is different from other Interrupts?

Stop →  
Peripheral  
knows  
all things  
to execute

In all we do not need to specify the address. In INTR we need to choose, we need to specify what to execute next.

# Vectorized Interrupt Table :-

ASHOKA

Date:

Page No.

HEX

## Software Interrupt :-

	D7	D6	D5	D4	D3	D2	D1	D0	
RST 0	1	1	1	0	0	0	1	1	C7
" 1	1	1	1	0	0	1	1	1	C F
" 2	1	1	1	0	1	0	1	1	D7
" 3	1	1	1	0	1	1	1	1	DF
" 4	1	1	1	1	0	0	1	1	E7
" 5	1	1	1	1	0	1	1	1	EF
" 6	1	1	1	1	1	0	1	1	F7
" 7	1	1	1	1	1	1	1	1	FF

continued

## Call location

Relation b/w Hardware & software Interrupt .

0	0000	
1	0008	24H
2	0010	3CH
3	0018	RST 4.5 (Trap also known as )
Trap 4	0020	Trap(24H)
5	0028	2CH
6	0030	34H
7	0038	3CH

RST 0 → vectorized Interrupt because we know its Interrupt

INTR → Non vectorized Interrupt because it points to different locations

## # steps for execution of Interrupt

- # 1) EI
- 2) INTR → check
- 3) INTA → accessed <sup>when</sup> (INTR Reset)
- 4) RST → external H/W

③ RST → PC → stack → ISR

If INTR occurs → system will check for the suitable RST.

Next page

⑥  
⑦

finish ISR → EI  
RET

→

First thing what S/S do is acknowledgement and then it starts for recognising.

→

### Non Maskable Interrupt

- 1) can't be Masked
- 2) High Priority
- 3) interrupt disable all maskable interrupt
- 4) Power failure / smoke detection (applications)

### Maskable Interrupt:

- Masked or Made Pending
- Low Priority
- doesn't disable
- Used for Peripheral Interface

### Software Interrupt

- 1) synchronous event
- 2) This interrupt is requested by executing instructions
- 3)  $PC \rightarrow PC + +$  (PC gets incremented)
- 4) Low Priority
- 5) Ignored (can be)
- 6) Applications → Break point / BIOS, debug

### Hardware Interrupt

- coming Randomly
- Asynchronous event
  - This interrupt is requested by external device
  - $PC \rightarrow PC$  (PC never get incremented, remains same)
  - High Priority
  - Can't be Ignored
  - Applications → with GPIO's

→ 5 Hardware Interrupts and 8 software interrupts  
Then how many devices we need?


22/10/18 why do we need to acknowledge INTR with INTA Request But not RST 6.5, 7.5, 5.5?

Because INTR is non vectored interrupt, and we do not know exact address for the execution?  
→ Highest priority interrupt 4.5 and last one is 7.5.

# By trap, 6.5, 5.5, 7.5 we will always jump to specific address location.

→ If multiple events are occurring at the same time and they are happening at INTR side then how we will handle such complexities?


If multiple events wants CPU time at the same time?



Priorities of all the devices are set initially. Priority is not any problem here. That if Dev1 wants CPU time than initiate RST 0 and go on.

# We need an Intermediator b/w device and CPU who handles such type of complexities. Computer can't perform this. Hire someone as a consultant and then tell computer what to do.


→ Let's put logic gates b/w device and CPU.  
If XOR is that device.



Polling :- When there are multiple requests, so to handle those requests in a certain manner at the same time is Polling concept.

- Software Polling
- , Hardware Polling

1) Software Polling :- Buffer (Memory Allocation)



# Devices put their Request in Buffer and then accordingly They are given time.

0 → No time

1 → Need CPU time


→ Most Imp thing in Interrupt is Priority.

ASHOKA  
Date:  
Page No.

when OS gets to know how many devices need CPU time then our work gets easy. Initially S/S didn't even know how many devices want CPU time because of one Pin. Initially we were getting Interrupt and then handling it. Now with the OS we know total no. of devices.


→ Suppose device 1, 4, 6 wants CPU time then we give highest Priority to 1 and put 4 and 6 on hold. When we are using ILS (Interrupt Level Subroutine) it is software Polling. ILS and IRS are totally different. OS decides on the Basis of Interrupt priority

Software Interrupt Polling Diagram :-



Hardware Interrupt Polling Diagram :-

INTA connected to all I/O port so whichever is needed, (Requested) acknowledgement is sent to that.




→ On level of compatibility both are same. But A (Software -) is much better than B because it is cheap (cost effective), design better than B. In B we need I/O ~~part~~<sup>devices</sup> (Means one more device connection). But in A we have device directly connected.

ifixit (website). But in A, one part of our program is busy in watching ~~which~~<sup>which</sup> device needs CPU time. By this we are engaging CPU, we put an  $\infty$  loop for the continuous checking of the devices.

so we can't see after every 5 seconds which device needs CPU time. so we go with another

solution :- PIC (Programmable Interrupt controller).




Interrupt is a process of data transfer where an external or peripheral can inform the processor that it is ready for communication and it requires attention.

Polling :- Requires no special H/w and all the data transfer are controlled by CPU Program.

- It is a synchronous mechanism by which devices are serviced in an order (sequential)

Limitation :- wasting processor time (needlessly checks the status of devices)

Diagram :-



Through hardware CPU gets to know that someone wants CPU time but it is not getting exactly known who needs CPU time. Once we know this thing, our work gets sorted.  
INTR → Hardwired Interrupt.

→ By data bus ILS gets initiated from device 0 to device # → they get initiated. But we need to give them priority which needs first our attention.

→ For simply handling I/O we are not sufficient to handle the interrupt alone, we need a candidate so we do wiring.

| PIC (programmable Interrupt controller).

→ It can manage 8 interrupts

↳ can manage 8 interrupt requests

→ can vector an interrupt request.

# If we know the vectored address of interrupt, we know where to go when that interrupt occurs. Vectored address helps us to know what to do (what is the subroutine).

→ It can solve 8 level of interrupt priorities.

Priorities in variety of modes.


→ It can extend upto 64 levels (Means if we connect 64 I/O devices it will give vectored add of all, manage all the interrupt which is a very complex thing).

#

8259 Device

Name of PIC

→ Priority Resolver → All the IRQ's are given token no. to know about the priority. Generally it is higher the no. higher the priority and lower no. ⇒ lower priority  
windriver rocktros



Interrupt is a data transfer / sharing of info initiated by external devices.

chip select → It is very important, tells us (when it is enabled) that some other device wants to connect

Cascade Buffer Compound → which devices needs to be Master and which devices needs to be slave

also CAS7

- In this current status of execution / Running is always told by ISR.
- A0 → Address line (zeroth line) If chip is selected or enabled. A0, CS → 11 To enable the whole chip we need Both of them high.
- SP → Slave Program Enable.

# Here Process is :

call 8011

3 INTA { INTA 1 → ACKnowledgment  
2 → LOB  
3 → HOB }

Execution =   
(after the ISR chip)


How it is different from those 7 steps

IMR tells about whether any interrupt is masked or not.

ASHOKA
Date:
Page No.

Modes of

1) Fully Nested Mode :-



order of priority is arranged (fixed)

Highest to Lowest

D7 have highest priority.

2) AEOI → Automatic end of Interrupt

A device after being serviced, receives the lower priority.

e.g. In above D7 have highest Priority when D7 gets executed it gets the lowest priority and D6 comes on top.

3) specific Rotation Mode → If someone is served, it gets the lowest priority and the interrupt next to it gets the highest priority. It is the most common user choice because here we are deciding the priority of interrupt.  
(Planned and perfectly designed)

# By ISR, interrupt request sent to CPU with the help of INTA (externally initiated signal).

26/10/18 (4) Initialisation control / command word (ICW)

It does not work like RIM/SIM. Here we need to work bit wise Bit.

AO → enable and Mode select Both

With this ICW we can tell device working as Master or slave.

1 → level triggered  
0 → edge triggered

ASHOKA

Date:

Page No.

A0	7	6	5	4	3	2	1	Do
0	A7	A6	A5	1	LTM	ADI	SNG	IC4

ET

↓

Address Interval

Interval of 4 or 8

(1) (0) → to set

IRQ1 Call 8000

IRQ2 Call 8004/8008

(1/0)

Address Interval

and to Reduce corruption of data .

} creating Interval helps a lot in controlling the flow of data

- # SNG (single) are you single No → Means multiple pins are connected (single PIC or multiple PIC)
- # IC4 → Related with Information, If more information is Required or not

ICW2

A0

passed with	1	15	14	13	12	11	10	9	A8
-------------	---	----	----	----	----	----	----	---	----

ICW1 to

get full address)

(giving half address)

N

single

Y

ICW3

S7	S6	S5	S4	S3	S2	S1	S0
----	----	----	----	----	----	----	----

N

ICW4

do you  
need ICW4 or not

0 → Not Available

1 → Yes / Available

1	0	0	0	SFNM	AEOI	MPU	M/S
---	---	---	---	------	------	-----	-----

Y

Master / slave

(continued  
next Page)

special fully  
Nested Mode

1 - 8085 used  
0 - 8086 used



ASHOKA  
Date:  
Page No.

Ready to accept Interrupt

Call 2030 :-

	M W	M W
To - T4	MR	MR
OF		PCL SR <sub>I</sub> SP <sub>L</sub>

RET :- Unconditional

To - T4	MR	MR
OF		SP

RET conditional

To - T6,  
OF