

FSR \rightarrow File Selection Reg.

INDF Reg

Indirect Reg.


PCL \rightarrow Prog. Counter Low Byte
address = 07, 82H

PCLATH Reg. . 0A, 8AH.

8 bit reg. which can be used to
decode the upper 5 bits of PC.

PCLATH can be read from^{or} written to
without affecting the PC.

Upper 3 bit remain zero and serve no
purpose. When PCL is written to, the
lower 5 bits of PCLATH are
automatically loaded to upper 5 bits of
PC.



PIC Family

Packages.


8-Pin 12C50A (12bit) - 14bit

18 Pin : - 16C5X (12bit) - 14bit

28 Pin : 16C5X - - -

40 - 18F - - -

44 - 69 12C, 18F, 24F - - -
(16-bit)



Basic Pic Arch.


Status Reg



Reg. bank select



Special Combination with P2's stop mode

m
mo
CA
B
In



⇒ OSC1 is divided into 4 even clocks
 "Quadratures". Q1, Q2, Q3, Q4.
 decoding & execution are done b/w next clocks

Pipelining :-



TCY0 ⇒ read MOVLW 55h.
 TCY1 ⇒ execute " " & read MOVWF PORTB
 TCY2 ⇒ execute MOVWF PORTB & read in call. ---
 TCY3 ⇒ execute's call & read BSF --- ∴ As
 BSF is not the one we need or not the 1st inst of
 sub prog. so it needs to be read again.
 TCY4 ⇒ I.C is used in reading 1st instruction of SUB_1
 TCY5 ⇒ execute I.C of SUB_1 & read's next.

PIC Instructions

→ 35 instructions

→ Bit, Byte, Literal & Control.

Byte oriented

0..6 : 7^m bit is destination address.
1 if 1st reg. specified in 0 to 6^m bit is destination reg.
0 if w reg.

8-13 : opcode

Bit oriented

: 0-6 : 7 - - Same as Byte

7...9 : 3 bit. add within the 8 bit file reg.

10-13 : opcode.

Literal and Control operation.

General.

0..7 : 8 bit. literal (immediate value)

8...13 : opcode

Call & Goto

→ 6...10 : 11 bit. C target address or literal value
→ Upper 2 bits of PC loaded from PC latch (4:3)
11..13 opcode.

Byte : Both 2 Data movement.
destination bit.

① addw f, d :- Add Content of W with
reg f if d=0 result is
Stored in W else in F.
addw 0x20, 0

② Clrf f: Content of reg. f are cleared & 3bit
IP set.
eg clrf 0x30

③ movwf f.
move data from W reg to f.
movwf 0x04.

④ decfsz f, d Conditional branch
↳ Dec f, place result in f. or W
Skip next instr if result is zero
e.g decfsz 0x20, 1.

⑤ decf f, d :- Decrement f, Place result
depending on value d, effect 3bit
e.g. decf 0x30, 0

increase of Code density.

high
code
density

Literal operation (immediates)

addlw K. : add literal K to W.
e.g addlw 0x05

movlw K. \Rightarrow move K \rightarrow W

movlw 0x21.

SWAPF :- exchange places of 4 bit nibbles inside reg.

ALU \Rightarrow

— MUL, DIV, Add.

Bit Manipulation. bcf \Rightarrow clear
bsf - set

bsf f, b set b (where b = 0 to 7) in reg f
e.g bsf 0x03, 5

btsc f, b

test bit b of reg f, skip next ~~inst~~ instruction if bit is 0

btsc 0x03, 2

Control instructions

① goto K (K - 11 bit)

unconditional branch, literal K is
loaded into PC:
goto there (LABEL)

② Call K.

Call Sum.


③ retfie. \rightarrow return from interrupt service
routine & re-enable interrupts.

④ Sleep \rightarrow Standby mode

⑤ clrwdt \rightarrow cleared. WDT.

RISC

- ↳ fast with fixed length.
 - ↳ involve obj. not more like assembly.
 - one → stack. instr. and code → stored in mem.
- PIC is looking archi for how and app.



Stacky Reg

