

Sample Inputs:

Module Name:

generate2

Number of Input Signals:

2

Input Signal Names (comma-separated):

a,b

Number of Output Signals:

1

Output Signals Names (comma-separated):

y

Signal Width (bits):

8



Include Clock



Include Reset