



# CMOS Inverter

INPUT	OUTPUT
0 (Logic 0)	$V_{DD}$ (Logic 1)
$V_{DD}$ (Logic 1)	0 (Logic 0)



5 lambda  
0.300um


Cursor at time 9.99ns, Vin=0.26 V

Temperature 27.0°C

CMOS 0.12um - 6 Metal (1.20V, 2.50V)



Layout design of Two input NAND logic using Microwind




(a)

$A$	$B$	$v_O$
0	0	$V_{DD}$
$V_{DD}$	0	$V_{DD}$
0	$V_{DD}$	$V_{DD}$
$V_{DD}$	$V_{DD}$	0

(b)

(a) Two-input CMOS NAND logic circuit

(b) truth table



Palette

Options

- Metal 6
- Metal 5
- Metal 4
- Metal 3
- Metal 2
- Metal 1
- Polysilicon 2
- Contact
- Polysilicon
- P+ Diffusion
- N+ Diffusion
- N Well


Add text "Vout", visible at location 59,45.

Vdd

CMOS 0.12um - 6 Metal (1.20V, 2.50V)



# 2-Input CMOS NOR logic circuit




(a)

$A$	$B$	$v_O$
0	0	$V_{DD}$
$V_{DD}$	0	0
0	$V_{DD}$	0
$V_{DD}$	$V_{DD}$	0

(b)



5 lambda  
0.300um




Add text "NOR", hidden at location 30,176.

B

CMOS 0.12um - 6 Metal (1.20V, 2.50V)




## 2:1 Multiplexer



Truth table

Input 'S'	Output Y
1	D0
0	D1

Implementation  
using  
logic gates











## 2:1 Multiplexer using transmission gate



## layout design for Two is to one multiplexer using transmission gate

5 lambda  
0.250um

No.../CMOS 00um...5 Metal Copper...obtained SiGe...1umK/T 30V, 500

SCREENSHOT M1:51/ 14:59

EBOOKS


Microsoft PowerP...

Microwind31

Heaman Microele...

Desktop 07:11 10-11-20

# A CMOS Static RAM cell



## Layout for Static RAM

