


CMOS Inverter

INPUT	OUTPUT
0 (Logic 0)	V_{DD} (Logic 1)
V_{DD} (Logic 1)	0 (Logic 0)




Microwind Ver 3.0 - example

File View Edit Simulate Compile Analysis Help



5 lambda

0.300um



Cursor at time 9.99ns, Vin=0.26 V


Temperature 27.0°C CMOS 0.12μm - 6 Metal (1.20V,2.50V)

22°C
Clear



ENG IN WiFi 21:37 04-11-2023

Layout design of Two input NAND logic using Microwind



(a)


A	B	v_O
0	0	V_{DD}
V_{DD}	0	V_{DD}
0	V_{DD}	V_{DD}
V_{DD}	V_{DD}	0

(b)

(a) Two-input CMOS NAND logic circuit

(b) truth table

RECORDED WITH



0:15 / 14:55




Microwind Ver 3.0 - example

File View Edit Simulate Compile Analysis Help



5 lambda
0.300μm



Add text "Vout", visible at location 59.45.

Vdd

CMOS 0.12μm - 6 Metal (1.20V,2.50V)

21°C
Clear




ENG
IN

22:36
04.11.2023

Two input NOR gate layout design using Microwind

2-Input CMOS NOR logic circuit




(a)

A	B	v_O
0	0	V_{DD}
V_{DD}	0	0
0	V_{DD}	0
V_{DD}	V_{DD}	0

(b)

5 lambda
0.300μm

NOR



Add text "NOR", hidden at location 30,176.

B


CMOS 0.12μm - 6 Metal (1.20V,2.50V)

Show desktop



2:1 Multiplexer


2:1 Mux



Truth table

Input 'S'	Output Y
1	D0
0	D1


Implementation
using
logic gates





Microwind Version 3.1 - FIVLSI lab\Two to one mux _logic gates_Rec.M

Layout design of Two to one Mux using Logic Gates

5 lambda
0.260μm




2:1 Multiplexer using transmission gate




Microwind Version 3.1 - F:\VLSI lab\Two-to-1 Mux_Rec.MSK

layout design for Two to one multiplexer using transmission gate



A CMOS Static RAM cell



Layout for Static RAM

5 lambda
0.250μm