


Unit-4 (Memory Management)

Date _____



Swapping


→ It increases degree of multi-programming by temporarily moving a process out of main-memory to backing store

- Context switch time in swapping \approx 100 m/s for processes, disk transfer 30 ms
 \therefore Swap time $= \frac{100}{50} = 2\pi \approx 2000$ ns.
 And for both In and Out ≈ 4000 ns.

- In → Mobile device, swapping is avoided $\{\because$ flash memory has limited R/W cycles?
- So, Android terminate process
- iOS → ask app to voluntarily free memory!

Memory protection

limit register relocation register



So, this relocation register scheme allows O/S to change dynamically,
 \because O/S contains code and buffer space for device drivers. If device driver not in use, this code will go out from memory, \therefore called transient O/S code.

best fit - first - worst - fit.

Fragmentation

External fragmentation \rightarrow unused free space scattered b/w allocated blocks


Internal fragmentation \rightarrow unused memory within allocation blocks due to fixed size partitioning.

50% rule \rightarrow Half of many blocks are wasted as allocated

~~Example of first-fit~~ e.g. \rightarrow 10 blocks are allocated, approx. 5 are lost in fragmentation.

What do do? \rightarrow Compaction \rightarrow merge scatter free blocks into a large single block.
• requires dynamic relocation during execution.

Memory Management



- ~~Earlier~~: C.P.U. can access only main memory directly, and secondary memory is attached at the back-up side of main memory.

So, whatever process we want to execute, we must break that process from S.M to M.M., and then C.P.U. can access that process in the main memory.

• There are two types of memory allocation scheme → Contiguous and Non-Contiguous

Contiguous Mem Allocation

- What do you mean by Contiguous?


→ Suppose there is a process P1, so this process is stored in the main-memory as a whole, i.e., it can't be broken down into pieces.

- There are two kinds of Contiguous memory partitioning scheme

→ fixed size partitioning


→ Variable size partitioning

- Fixed size partitioning : We divide the main-memory into certain number of partitions
 - Size of each partition will be fixed and can't be changed.



The number of partitions, in the main-memory and the size of each partition may vary from system to system.

Let us assume, we have a process P1 requiring 4 KB




$$\text{So, } P1 = 4 \text{ KB}$$


1 KB waste here !

- Disadvantages of fixed size →
 - Can't have more than one process in one partition.
 - It leads to Internal fragmentation. { When the memory space in a fixed partition is left, and we can't use it }
- advantage → easy to manage.

- Variable Size partitioning : • Here we don't have pre-defined partitions
 - The entire system is treated as ~~as~~ a single chunk of memory
 - As and when the process comes, we allocate the memory to it, according to its memory requirement.



← 10 KB →




P3 , 2 KB (Not able to fit in

this main memory)

- adv → There is no internal fragmentation.
- dis-adv → It can lead to external fragmentation, i.e., the total space which is required by a process is available in the main memory, but it is not available in the contiguous fashion, ∴ That space can't be allocated.

Variable Size Partitioning Scheme

Consider, the present status of memory, is as given below.




$P_1 = 300 \text{ KB}$	}	$\left. \begin{array}{l} \text{first fit} \\ \text{Best fit} \\ \text{Worst fit} \end{array} \right]$	$\rightarrow 3 \text{ algo}$
$P_2 = 25 \text{ KB}$			
$P_3 = 125 \text{ KB}$			
$P_4 = 50 \text{ KB}$			


~~first fit alg~~ → We allocate the ~~processes~~ ^{memory} to the processes on the basis of 3 algorithm.

- first fit
- Best fit
- Worst fit

- first fit: Start searching the memory from the beginning and allocate that space, which is capable of holding that process




- Best fit: Search all the empty spaces available, and allocate the smallest block, which can satisfy the best of the process



- Worst fit: opp best fit
- ↳ request of P4 can't be fulfilled (50 KB)
 bcoz, space available in memory is external
 thus leading to fragmentation.

- The key point to note in all the algo is, that we can reuse the left over memory space, inside the same block again.


Worst fit!



- Worst fit, works best in case of Variable size partitioning, bcoz, the remaining block will also be of large size, suitable to accomodate the need of another process.
 \therefore avoiding external fragmentation.

~~HW~~

fixed Size Partitioning



$$P_1 = 357 \text{ kB}$$


$$P_2 = 210 \text{ kB}$$

$$P_3 = 468 \text{ kB}$$

$$P_4 = 491 \text{ kB}$$

↳ apply all algos


first fit




P4 can't be accommodated in the memory

(Internal fragmentation occurs)

best-fit



worst-fit



$\therefore P_3, P_4$
can't be
allocated


x In Non-contiguous $\rightarrow (P_1, P_2, P_3)$ represent Pages for a particular process (X).

Date _____


Non-Contiguous Memory Allocation

To support non-contiguous memory allocation secondary memory is divided into equal size partition, and each partition is called a page.

Main Memory is also divided into equal size partitions and size of each partition is same as the secondary memory partition. Here each partition is called a frame.




S.M




- C.P.U generates logical address (L.A) and this L.A is for Secondary memory. But, Now we have taken a process from S.M and kept it in M.M. So, to access M.M we need physical address (P.A) Hence, we need to convert L.A to P.A

• Address Translation in Paging



Page table for process X₁ storing the frame address



Page table for X₂

1 ₂
1 ₃
1 ₄
1 ₅

• Translation of L.A to P.A

We will maintain a New Data structure, called a page-table. This page-table will be one for each process, stored in the M.M.

Number of slots in the page-table, will be equal to the number of pages in a process.

Each slot of page table, will have the base address of the frame number, where that respective page is stored.

• adv of paging : • Access is very fast and we are able to store the process in the M.M, in a non-contiguous fashion.

• Disadv : • Page table is a meta-data, it's a penalty. [data about data];

Every process will have an ind. page table.

• Paging is a fixed size partitioning scheme, ∵ it suffers from internal fragmentation.

• With page table, instruction access time becomes double, as page table is also stored in Main-Memory,

∴ M.M is first accessed, to find the base address of the frame number, and this ^{base} address is combined with instruction offset, to get then actual physical address.

This physical address is also stored in MM, \therefore MM is accessed twice.

$2^1 = 2$
$2^2 = 4$
$2^3 = 8$
$2^4 = 16$
$2^5 = 32$
$2^6 = 64$
$2^7 = 128$
$2^8 = 256$
$2^9 = 512$
$2^{10} = 1024$
$2^{11} = 2048$
$2^{12} = 4096$
$2^{13} = 8192$
$2^{14} = 16384$
$2^{15} = 32768$
$2^{16} = 65536$

Numericals

Given: Logical address space = 4 G.B
 physical address space = 64 M.B
 page size = 4 K.B

To find:

- (a) No of pages, (b) No of frames? (c) No of entries in page table?


Soln : We know that memory is byte addressable

(b) ~~No of frames~~ \Rightarrow L.A.S = 4 G.B, ~~Page size~~ M.M
 $\therefore 2^2 \times 2^{30}$, 2^{32}
 \therefore 32 bits are required to represent
Logical Address space

? Page size = 4 K.B

$$\therefore 2^2 \times 2^{10} = 2^{12}$$

\therefore 12 bits are required to represent the page size / page offset



∴ Log. No of bits for page No. 1, L.A.S - Page Size required

(a) \therefore No of pages, $2^{20} \underline{L}$

- Physical address space = 64 MB

$$2^6 \times 2^{20}$$

, 2²⁶

\therefore 26 bits are required

frame size = page size

\therefore No of bits required to represent frame offset / page offset = 12 bits

~~PA~~ → (26 b:L)


base page offset

$\leftarrow 14 \text{ b.b} \right) + 12 \rightarrow$

\therefore No of bits for base address / frame no = 14 bits

(b) \therefore No of frame : 2^{14}

M.M



No of entries = No of pages \times
No of bits required
to represent a frame


$$(c) \Rightarrow 2^{20} \times 14$$

(d) ~~No~~ Size of page table = No of entries in page table
 $\Rightarrow \underline{2^{20} \times 14}$

Q2) Assuming a 1KB page size, what are the page number and offset, for the following address references? (Given in decimal)

(a) 3085

Soln



Page No Page offset / Page Size

Page Size = 1KB

$\Rightarrow 2^{10}$ Bytes

$\Rightarrow 1024$ B


(a) 3085 \rightarrow Page No \rightarrow $\frac{3085}{1024} \rightarrow 3$

(Mem addref.) \rightarrow Page offset, $3085 \bmod 1024 = 13$

$\therefore \langle 3, 13 \rangle \rightarrow 3085$

Segmentation

In segmentation, we deal with different segments of a program, as shown below:




The segments are named as Seg 0, 1, 2, 3 ... 'n', each has its own limit and base address.
(Size of Segment)

	Limit	base	{ base address }	Physical Memory
0	1300	1500		0
1	500	6300		1500
2	400	4300		3000
3	1100	3200		3200
4	1200	4700		4300

Physical Memory layout:

- Segment 0: Addresses 0 to 1499
- Segment 1: Addresses 1500 to 1999
- Segment 2: Addresses 2000 to 2399
- Segment 3: Addresses 2400 to 3599
- Segment 4: Addresses 3600 to 4799

Segmentation Hardware



$$\{ \text{Phy add} = \text{base} + \frac{\text{Segment}}{\text{add. offset}} \}$$

Date _____

Although, the program can refer to the objects in the main memory by a two dimensional address, but the actual physical memory is a one dimensional sequence of bytes.

∴ We must map two dimensional, program define address into one dimensional physical address.

This mapping is done with the help of a Segment Table. Each entry in the segment table, has a segment base, and a segment limit.

The Segment base contains the starting physical address, where these segments resides in the memory, and the segment limit, specifies the length of the segment.

Q Consider following Segment Table.

<u>Seg</u>	<u>base</u>	<u>length</u>
0	219	600
1	2300	14
2	90	100
3	1327	580
4	1952	96

Q What are physical add. for following logical address?

$$(a) \langle 0, 430 \rangle \rightarrow 430 < 600$$

$$\text{Phy add.} = 219 + 430$$

$$= 649$$

(b) $\langle 1, 10 \rangle \rightarrow 10 \langle 14$

$$\text{Phy add} = 10 + 2300 = 2310$$

(d) $\langle 3, 400 \rangle \rightarrow 400 \langle 580$

$$\text{Phy add} = 400 + 1327 = 1127$$

(c) $\langle 2, 500 \rangle \rightarrow 500 \langle ! 100$

↳ Trap: addressing error

(e) $\langle 4, 112 \rangle \rightarrow 112 \langle ! 96$ ↳ Trap: addressing
error

Virtual Memory

The concept of virtual memory is used, when the size of a program is very Large.

It gives an illusion to the user, that the program whose size is larger, than the size of the main memory can be executed.

It's implemented using two concepts

- Demand Paging
- Demand Segmentation


Demand Paging

Loading the page into memory on demand if whenever page fault occurs is called demand paging.

- Steps for demand paging :

- 1) CPU is trying to refer the page, in the main memory, but the page is currently not available in the main memory.
This is known as page fault.
- 2) The program execution, will stop and signal will be sent to O.S, regarding page fault.
- 3) O.S will search for the required page in Secondary Memory.

- 4) The required page will be brought from S.M. to M.M.
 { ~~This~~ page replacement algo is used for the decision
 There making of selecting the page for the replacement }
- 5) The respective page table entry will be updated accordingly.
- 6) Signal will be sent to CPU to continue the program execution and CPU will access the required page from the main memory.



Page Replacement Algorithm

- 1) FIFO.
- 2) Optimal page replacement Algo.
- 3) LRU {Least recently used}

FIFO {first in first out}

Reference string : 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 1, 2, 0

page hit

f ₂	.	1	1	1	*	0	0	*	3	3	3	3	2	2
f ₂	0	0	0	*	3	3	*	2	2	2	2	*	1	1
f ₁	7	7	7	2	2	2	*	4	4	4	0	0	0	0

* -- page fault

hit Page Hit = 3

Page fault / Page miss = 12

hit ratio = No. of hits / $\frac{3}{12} \times 100$
No. of misses + 15

Hit ratio = 20 %

Page fault ratio = $\frac{12}{15} \times 100$

Page fault = $\frac{80}{100} \times 100$

2) Optimal page replacement algo

Replace the page, which is not used in longest dimension of time in future.

ref. string: 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

			2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
*	*	*	1	1	1	1	X	4	4	4	4	4	4	4	4	4	4	4	4
*	*	*	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
*	*	*	7	7	7	7	3	3	3	3	3	3	3	3	3	3	3	3	3
*	*	*	HIT	HIT	HIT	HIT	*	HIT											

Page Hit = 12

Page fault = 8

$$\text{Hit ratio} = \frac{12}{20}$$

$$\text{Hit \%} = \frac{12}{20} \times 100 \Rightarrow 60\%.$$

$$\text{Page fault ratio} = \frac{8}{20}$$

$$\text{Page fault \%} = \frac{8}{20} \times 100 \Rightarrow 40\%.$$

3) LRU

Replace the least recently used page in the past

ref. string : 7, 0, 1, 2, 6, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

f_4	*	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
f_3		1	1	1	1	1	4	4	4	4	4	X	1	1	1	1
f_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
f_1	7	7	7	7	7	3	3	3	3	3	3	3	3	3	3	7

$$\text{Page Hit} = 12$$

$$\text{Page fault} = 8$$

$$\text{Hit ratio} = \frac{12}{20}$$

$$\underline{\text{Hit \%}} = 60\%$$

$$\text{Page fault ratio} = \frac{8}{20}$$

$$\underline{\text{Page fault \%}} = 40\%$$