Lab10-Final Report

Tests Added:

```
class long pkt test extends base test;
'uvm component utils(long pkt test)
function new (string name, uvm component parent);
        super.new(name, parent);
endfunction
       function void build phase(uvm phase phase);
               uvm config wrapper::set(this,"tb.vsequencer.run phase", "default sequence",
long pkt sequence::type id::get());
               super.build phase(phase);
        endfunction: build phase
        task run phase(uvm phase phase);
               super.run phase(phase);
                'uvm info(get type name(), "Starting long packet test", UVM NONE)
        endtask: run phase
endclass: long pkt test
class short pkt test extends base test;
'uvm component utils(short pkt test)
function new (string name, uvm component parent);
        super.new(name, parent);
endfunction
       function void build phase(uvm phase phase);
               uvm config wrapper::set(this,"tb.vsequencer.run phase", "default sequence",
short pkt sequence::type id::get());
               super.build phase(phase);
        endfunction: build phase
        task run phase(uvm phase phase);
               super.run phase(phase);
                'uvm info(get type name(), "Starting short packet test", UVM NONE)
        endtask: run phase
endclass: short pkt test
class random pkt len test extends base test;
'uvm component utils(random pkt len test)
function new (string name, uvm component parent);
        super.new(name, parent);
endfunction
       function void build phase(uvm phase phase);
               uvm config wrapper::set(this,"tb.vsequencer.run phase", "default sequence",
random pkt len sequence::type id::get());
               super.build phase(phase);
        endfunction: build phase
        task run phase(uvm phase phase);
               super.run phase(phase);
                'uvm info(get type name(), "Starting short packet test", UVM NONE)
        endtask: run phase
endclass: random pkt len test
```

```
class mid pkt test extends base test;
'uvm component utils(mid pkt test)
function new (string name, uvm component parent);
        super.new(name, parent);
endfunction
       function void build phase(uvm phase phase);
               uvm config wrapper::set(this,"tb.vsequencer.run phase", "default sequence",
mid pkt sequence::type id::get());
               super.build phase(phase);
        endfunction: build phase
        task run phase(uvm phase phase);
               super.run phase(phase);
                'uvm info(get type name(), "Starting mid packet test", UVM NONE)
        endtask: run phase
endclass: mid pkt test
class serial multiport test extends base test;
'uvm component utils(serial multiport test)
function new (string name, uvm component parent);
        super.new(name, parent);
endfunction
       function void build phase(uvm phase phase);
               uvm_config_wrapper::set(this,"tb.vsequencer.run phase", "default sequence",
serial multiport sequence::type id::get());
               super.build phase(phase);
        endfunction: build phase
        task run phase(uvm phase phase);
               super.run phase(phase);
                'uvm info(get type name(), "Starting simultaneous packet test", UVM NONE)
        endtask: run phase
endclass: serial multiport test
class parallel multiport test extends base test;
'uvm component utils(parallel multiport test)
function new (string name, uvm component parent);
        super.new(name, parent);
endfunction
       function void build phase(uvm phase phase);
               uvm config wrapper::set(this,"tb.vsequencer.run phase", "default sequence",
parallel multiport sequence::type id::get());
               super.build phase(phase);
        endfunction: build phase
        task run phase(uvm phase phase);
               super.run phase(phase);
                'uvm info(get type name(), "Starting simultaneous packet test", UVM NONE)
        endtask: run phase
endclass: parallel multiport test
class parallel complete test extends base test;
'uvm component utils(parallel complete test)
```

```
function new (string name, uvm component parent);
      super.new(name, parent);
endfunction
      function void build phase(uvm phase phase);
            uvm config wrapper::set(this,"tb.vsequencer.run phase", "default sequence",
parallel complete sequence::type id::get());
            super.build phase(phase);
      endfunction: build phase
      task run phase(uvm phase phase);
            super.run phase(phase);
            'uvm info(get type name(), "Starting simultaneous packet test", UVM NONE)
      endtask: run phase
endclass: parallel complete test
class dest port cross length test extends base test;
'uvm component utils(dest port cross length test)
function new (string name, uvm component parent);
      super.new(name, parent);
endfunction
      function void build phase(uvm phase phase);
            uvm config wrapper::set(this, "tb.vsequencer.run phase", "default sequence",
dest port cross length sequence::type id::get());
            super.build phase(phase);
      endfunction: build phase
      task run phase(uvm phase phase);
            super.run phase(phase);
            'uvm info(get type name(), "Starting simultaneous packet test", UVM NONE)
      endtask: run phase
endclass: dest port cross length test
class dest port cross length sequence extends htax base vseq;
 'uvm object utils(dest port cross length sequence)
 rand int port;
 randc int len0;
 randc int len1:
 randc int len2;
 randc int len3;
 function new (string name = "dest port cross length sequence");
  super.new(name);
 endfunction: new
htax packet c req1; // Declare the sequence item
```

```
htax packet c req2; // Declare the sequence item
htax packet c req3; // Declare the sequence item
htax packet c req4; // Declare the sequence item
 task body();
reg1 = htax packet c::type id::create("reg1"); // Create the sequence item
reg2 = htax packet c::type id::create("reg2"); // Create the sequence item
req3 = htax packet c::type id::create("req3"); // Create the sequence item
req4 = htax packet c::type id::create("req4"); // Create the sequence item
         //Run 10 random
fork
 begin
          for (int i = 1; i < = 3; i + +)begin
                  for (int j = 3; j < = 63; j + +) begin
                           for(int k = 0; k < = 3; k++) begin
           `uvm\_do\_on\_with(req1, p\_sequencer.htax seqr[0], {length == j; vc == i; dest port == k;})
                                 end
                        end
                end
           'uvm do on with(req1, p sequencer.htax seqr[0], \{length == 12; vc == 2; dest port == 3; \})
           `uvm\_do\_on\_with(req1, p\_sequencer.htax seqr[0], {length == 16; vc == 3; dest port == 3;})
  end
 begin
          for (int i = 1; i < = 3; i + +)begin
                  for (int j = 3; j < = 63; j + +) begin
                           for(int k = 0; k < = 3; k + +) begin
           `uvm\_do\_on\_with(req3, p\_sequencer.htax seqr[1], {length == j; vc == i; dest port == k;})
                                 end
                        end
                end
 end
 begin
          for (int i = 1; i < = 3; i + +)begin
                  for (int j = 3; j < = 63; j + +) begin
                           for(int k = 0; k < = 3; k + +) begin
           'uvm do on with(req4, p sequencer.htax seqr[2], \{length == j; vc == i; dest port == k; \})
                                 end
                        end
                end
           'uvm do on with(req4, p sequencer.htax seqr[2], \{length == 12; vc == 1; dest port == 3; \})
           'uvm do on with(req4, p sequencer.htax seqr[2], {length == 16; vc == 2; dest port == 3;})
 end
 begin
          for (int i = 1; i < = 3; i + +)begin
                  for (int j = 3; j < = 63; j + +) begin
                           for(int \ k = 0; \ k < = 3; \ k + +) \ begin
           'uvm do on with(req2, p sequencer.htax seqr[3], \{length == j; vc == i; dest port == k; \})
                        end
           'uvm do on with(req2, p sequencer.htax seqr[3], \{length == 12; vc == 2; dest port == 3; \})
           'uvm do on with(req2, p sequencer.htax seqr[3], \{length == 16; vc == 3; dest port == 3; \})
```

```
end
join
 $display("All ports completed");
 endtask: body
endclass: dest port cross length sequence
class random pkt len sequence extends htax base vseq;
 `uvm object utils(random pkt len sequence)
 rand int port;
 randc int len0;
 randc int len1:
 randc int len2:
 randc int len3:
function new (string name = "random pkt len sequence");
  super.new(name);
 endfunction: new
htax packet c req1; // Declare the sequence item
htax packet c req2; // Declare the sequence item
htax packet c req3; // Declare the sequence item
htax packet c req0; // Declare the sequence item
 task body();
req1 = htax_packet_c::type_id::create("req1"); // Create the sequence item
req2 = htax packet c::type id::create("req2"); // Create the sequence item
req3 = htax packet c::type id::create("req3"); // Create the sequence item
req0 = htax packet c::type id::create("req0"); // Create the sequence item
        //Run 10 random
  repeat(1000) begin
   port = \$urandom \ range(0,3);
   len0 = \$urandom range(3,10);
   len1 = \$urandom \ range(20,40);
   len2 = \$urandom\ range(50,63);
   len3 = \$urandom \ range(25,45);
   fork
    'uvm do on with(req0, p sequencer.htax seqr[0], {length == len0; delay <10;})
   'uvm_do_on_with(req1, p_sequencer.htax seqr[1], {length == len1; delay <10;})
    'uvm do on with(req2, p sequencer.htax seqr[2], {length == len2; delay <10;})
    'uvm do on with(req3, p sequencer.htax seqr[3], {length == len3; delay <10;})
   join
  end
 endtask: body
endclass: random pkt len sequence
class parallel complete sequence extends htax base vseq;
```

```
'uvm object utils(parallel complete sequence)
     rand int port;
     randc int len0;
     randc int len1:
     randc int len2;
     randc int len3:
   function new (string name = "parallel complete sequence");
         super.new(name);
     endfunction: new
htax packet c req1; // Declare the sequence item
htax packet c req2; // Declare the sequence item
htax packet c req3; // Declare the sequence item
htax packet c req4; // Declare the sequence item
    task body();
req1 = htax packet c::type id::create("req1"); // Create the sequence item
req2 = htax_packet_c::type_id::create("req2"); // Create the sequence item
req3 = htax_packet_c::type_id::create("req3"); // Create the sequence item
req4 = htax packet c::type id::create("req4"); // Create the sequence item
                                    //Run 10 random
   fork
     begin
         repeat(50) begin
                                        for (int i = 1; i < 3; i + +) begin
                                                                        for (int j = 3; j < 63; j + +) begin
                                                                                                       for(int \ k = 1; \ k < 20; \ k++) \ begin
                                           'uvm do on with(req1, p sequencer.htax seqr[0], \{length == j; vc == i; dest port == 1; vc == i; dest port == 1; vc == i; dest port == i; des
delay ==k;
                                                                                                                               end
                                                                                               end
                                                                end
          end
     end
     begin
       repeat(50) begin
                                        for (int i = 1; i < 3; i + +) begin
                                                                        for (int j = 3; j < 63; j + +) begin
                                                                                                       for(int \ k = 1; \ k < 20; \ k++) \ begin
                                           'uvm do on with(req3, p sequencer.htax seqr[1], \{length == j; vc == i; dest port == 2; vc == i; dest port == i; dest po
delay == k; \})
                                                                                                                               end
                                                                                               end
                                                                end
          end
     end
     begin
       repeat(50) begin
                                        for (int i = 1; i < 3; i + +)begin
                                                                        for (int j = 3; j < 63; j + +) begin
                                                                                                       for(int k = 1; k < 2; k++) begin
```

```
'uvm do on with(req4, p sequencer.htax seqr[2], \{length == j; vc == i; dest port == k; \})
                                end
                        end
                end
  end
 end
 begin
 repeat(50) begin
          for (int i = 1; i < 3; i + +) begin
                  for (int j = 3; j < 63; j + +) begin
                          for(int k = 1; k < 2; k++) begin
          `uvm_do_on_with(req2, p_sequencer.htax_seqr[3], {length == j; vc == i; dest_port ==k;})
                                end
                        end
                end
  end
 end
join
 $display("All ports completed");
 endtask: body
endclass: parallel complete sequence
class serial multiport sequence extends htax base vseq;
 'uvm object utils(serial multiport sequence)
 rand int port;
 randc int len0;
 randc int len1;
 randc int len2;
 randc int len3;
 semaphore sem1 = new(1);
function new (string name = "serial_multiport_sequence");
  super.new(name);
 endfunction: new
 task body();
         //Run 10 random
fork
 begin
  repeat(50) begin
   len0 = \$urandom \ range(20,50);
   sem1.get(1);
   `uvm_do_on_with(req, p_sequencer.htax_seqr[0], {length == len0;})
   sem1.put(1);
  end
 end
 begin
  repeat(50) begin
   len1 = \$urandom \ range(20,50);
```

```
sem1.get(1);
    `uvm do on with(req, p sequencer.htax seqr[1], {length == len1;})
   sem1.put(1);
  end
 end
 begin
  repeat(50) begin
   len2 = \$urandom \ range(20,50);
   sem1.get(1);
   'uvm do on with(req, p sequencer.htax seqr[2], {length == len2;})
   sem1.put(1);
  end
 end
 begin
  repeat(50) begin
   len3 = \$urandom \ range(20,50);
   sem1.get(1);
   'uvm do on with(req, p sequencer.htax seqr[3], {length == len3;})
   sem1.put(1);
  end
 end
join
 $display("All ports completed");
 endtask: body
endclass : serial_multiport_sequence
class parallel multiport sequence extends htax base vseq;
 `uvm object utils(parallel multiport sequence)
 rand int port;
 randc int len0:
 randc int len1:
 randc int len2:
 randc int len3;
function new (string name = "parallel multiport sequence");
  super.new(name);
 endfunction: new
htax packet c req1; // Declare the sequence item
htax_packet_c req2; // Declare the sequence item
htax packet c req3; // Declare the sequence item
htax packet c req4; // Declare the sequence item
task body();
req1 = htax packet c::type id::create("req1"); // Create the sequence item
req2 = htax packet c::type id::create("req2"); // Create the sequence item
reg3 = htax packet c::type id::create("reg3"); // Create the sequence item
req4 = htax packet c::type id::create("req4"); // Create the sequence item
        //Run 10 random
fork
```

```
begin
  repeat(50) begin
   len0 = \$urandom\ range(20,50);
   `uvm_do_on_with(req1, p_sequencer.htax_seqr[0], {length == len0;})
  end
 end
 begin
  repeat(50) begin
   len1 = \$urandom\ range(20,50);
   `uvm_do_on_with(req2, p_sequencer.htax_seqr[1], {length == len1;})
  end
 end
 begin
  repeat(50) begin
   len2 = \$urandom\ range(20,50);
   `uvm_do_on_with(req3, p_sequencer.htax_seqr[2], {length == len2;})
  end
 end
 begin
  repeat(50) begin
   len3 = \$urandom\ range(20,50);
   `uvm_do_on_with(req4, p_sequencer.htax_seqr[3], {length == len3;})
  end
 end
join
 $display("All ports completed");
 endtask: body
endclass: parallel multiport sequence
class mid pkt sequence extends htax base vseq;
 `uvm object utils(mid pkt sequence)
 rand int port;
 randc int len;
function new (string name = "mid pkt sequence");
  super.new(name);
 endfunction: new
 task body();
        //Run 10 random
  repeat(50) begin
   port = \$urandom \ range(0,3);
   len = \$urandom \ range(20,50);
    `uvm_do_on_with(req, p_sequencer.htax_seqr[1], {length == len;})
  end
 endtask: body
endclass: mid pkt sequence
```

```
class short pkt sequence extends htax base vseq;
 'uvm object utils(short pkt sequence)
 rand int port;
 randc int len;
function new (string name = "short pkt sequence");
  super.new(name);
 endfunction: new
htax packet c req1; // Declare the sequence item
htax packet c reg2; // Declare the sequence item
htax packet c req3; // Declare the sequence item
htax packet c req0; // Declare the sequence item
 task body();
req1 = htax packet c::type id::create("req1"); // Create the sequence item
reg2 = htax packet c::type id::create("reg2"); // Create the sequence item
req3 = htax packet c::type id::create("req3"); // Create the sequence item
req0 = htax packet c::type id::create("req0"); // Create the sequence item
        //Run 10 random
  repeat(1000) begin
   port = \$urandom \ range(0,3);
   len = \$urandom \ range(3,10);
    'uvm do on with(req0, p sequencer.htax seqr[0], {length == len; delay < 10;})
    'uvm do on with(req1, p sequencer.htax seqr[1], {length == len; delay <10;})
    'uvm do on with(req2, p sequencer.htax seqr[2], {length == len; delay < 10;})
    'uvm do on with(req3, p sequencer.htax seqr[3], {length == len; delay < 10;})
   join
  end
 endtask: body
endclass: short pkt sequence
class long pkt sequence extends htax base vseq;
 'uvm object utils(long pkt sequence)
 rand int port;
 randc int len:
function new (string name = "long pkt sequence");
  super.new(name);
 endfunction: new
 task body();
        //Run 10 random
  repeat(10) begin
   port = \$urandom \ range(0,3);
   len = \$urandom \ range(54,63);
    `uvm do on with(req, p sequencer.htax seqr[port], {length == len;})
```

```
end endtask: body endclass: long pkt sequence
```

Regression Script Code:


```
session htax_regress
{
       top_dir: $ENV(PWD)/regression/;
       pre_session_script : <text> echo "pre_session_script" </text>;
};
group all_test {
   run\_script: "cd \$ENV(PWD) ; xrun - frun\_vm.f + UVM\_TESTNAME = simple\_random\_test" ;
   scan_script: "vm_scan.pl ius.flt shell.flt" ;
   count : 1;
   pre_commands: "";
   timeout: 13000000;
   sv_seed: random;
 -- Simulation runs in the test container -----
   test test1 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=simple_random_test
-define TEST1";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 1;
   };
   test test2 {
      run_script: "cd $ENV(PWD); xrun -f run_vm.f + UVM_TESTNAME=simple_random_test -define
TEST2";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
      count : 1;
   };
   test test3 {
      run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=simple_random_test -define
TEST3";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
```

```
count : 1;
   };
   test test4 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=simple_random_test
-define TEST4";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 1;
   };
   test test5 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=simple_random_test
-define TEST5";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 1;
   };
   test test6 {
         run_script: "cd $ENV(PWD) ; xrun -f run_vm.f
+UVM TESTNAME=multiport sequential random test-define TEST6";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count: 5;
   };
  -- Add your tests here -----
   test test7 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f + UVM_TESTNAME=long_pkt_test -define
TEST7";
      scan_script: "vm_scan.pl ius.flt shell.flt";
         count : 10;
   };
   test test8 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=short_pkt_test -define
TEST8";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 10;
   };
   test test9 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=mid_pkt_test -define
TEST9" :
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 10;
   };
   test test10 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=serial_multiport_test
-define TEST10";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
```

```
count : 100;
   };
   test test11 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=parallel_multiport_test
-define TEST11";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 10;
   };
   test test12 {
         run_script: "cd $ENV(PWD) ; xrun -f run_vm.f +UVM_TESTNAME=parallel_complete_test
-define TEST12";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 1;
   };
   test test13 {
         run_script: "cd $ENV(PWD); xrun -f run_vm.f +UVM_TESTNAME=random_pkt_len_test
-define TEST13";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 10;
   };
   test test14 {
         run_script: "cd $ENV(PWD) ; xrun -f run_vm.f
+UVM_TESTNAME=dest_port_cross_length_test -define TEST14";
      scan_script: "vm_scan.pl ius.flt shell.flt" ;
         count : 10;
   };
};
```

Coverage report


Failing Regression:




As per Regression Run, short_packet_test is failing in Assertion assert_eot_timeout_check as shown in this snapshot.

Passing Regression after the failing regression:


After fixing the bug and rerunning the regression, it passed, same is verified by re running the failing test case with seed value from the failing case in regression.



TestCases Mapped:



All test cases are mapped as shown in the snapshot for TX Interface as well as RX Interface



Assertions/Checkers for Tx interface: All TX assertions PASS after Bug Fix

✓ CSCE 616 Project Fall2024	48.38%	14318 / 14455 (99.05%)	96.65%	<u> </u>
	48.38%	14318 / 14455 (99.05%)	96.65%	
▶ 🗖 1.1 System Interface	0%	0 / 2 (0%)	0%	
▲ □ 1.2 TX Interface	✓ 100%	211 / 211 (100%)	100%	
 1.2.1 Testcases to verify TX interface 	✓ 100%	171 / 171 (100%)	n/a	
■ 1.2.2 Assertions_slash_Checkers for TX inte	✓ 100%	40 / 40 (100%)	100%	
	✓ 100%	4 / 4 (100%)	100%	
▶ □ 1.2.2.2 tx ouport and vc req deassert	✓ 100%	4 / 4 (100%)	100%	
▶ ॼ 1.2.2.3 tx_sot_one_hot	✓ 100%	4 / 4 (100%)	100%	
▶ □ 1.2.2.4 valid_pkt_transfer	✓ 100%	4 / 4 (100%)	100%	
	✓ 100%	4 / 4 (100%)	100%	
	✓ 100%	4 / 4 (100%)	100%	- 1
	✓ 100%	4 / 4 (100%)	100%	
	✓ 100%	4 / 4 (100%)	100%	
	✓ 100%	4 / 4 (100%)	100%	
	✓ 100%	4 / 4 (100%)	100%	

Assertions/Checkers for Rx interface: All RX assertions PASS after Bug Fix

	✓ 100%	27 / 27 (100%)	100%
1.3.1 Testcases to verify RX interface	✓ 100%	15 / 15 (100%)	n/a
▲ □ 1.3.2 Assertions_slash_Checkers for RX inte	✓ 100%	12 / 12 (100%)	100%
■ 1.3.2.1 rx_eot_one_cycle	✓ 100%	4 / 4 (100%)	100%
	✓ 100%	4 / 4 (100%)	100%
▶ □ 1.3.2.3 eot_timeout_check	✓ 100%	4 / 4 (100%)	100%


Functional Coverage for Tx interface:

■ 1.6 Functional Coverage	40%	636 / 639 (99.53%)	0%
1.6.1 System Interface	0%	0 / 1 (0%)	0%
▲ □ 1.6.2 TX Interface	✓ 100%	628 / 628 (100%)	n/a
▶ ॼ <i>1.6.2.1</i> VC Request	✓ 100%	12 / 12 (100%)	n/a
▶ ॼ 1.6.2.2 Outport Request	✓ 100%	16 / 16 (100%)	
▶ □ 1.6.2.3 Packet Data Length	✓ 100%	64 / 64 (100%)	n/a
▶ ॼ <i>1.6.2.4</i> VC Grant	✓ 100%	12 / 12 (100%)	n/a
▶ ॼ <i>1.6.2.5</i> Packet VC	✓ 100%	12 / 12 (100%)	n/a
▶ □ 1.6.2.6 Packet Dest Port	✓ 100%	16 / 16 (100%)	n/a
5 1.6.2.7 Cross Dest Port and VC	✓ 100%	48 / 48 (100%)	n/a
 1.6.2.8 Cross Dest Port and Length	✓ 100%	256 / 256 (100%)	n/a
▶ □ 1.6.2.9 Cross VC and Length	✓ 100%	192 / 192 (100%)	n/a

Functional Coverage for Rx interface

▲ □ 1.6 Functional Coverage	40%	636 / 639 (99.53%)	0%
1.6.1 System Interface	96	0 / 1 (0%)	0%
▶ 🗖 1.6.2 TX Interface	✓ 100%	628 / 628 (100%)	
■ 1.6.3 RX Interface	✓ 100%	8 / 8 (100%)	n/a
▶ ॼ <i>1.6.3.1</i> RX_DATA	✓ 100%	4 / 4 (100%)	n/a
▶ ॼ <i>1.6.3.2</i> RX_EOT	✓ 100%	4 / 4 (100%)	n/a

Code Coverage:



Code Coverage Holes:


... false part of

... code block

266 262


1 top.inst_htax_top

1 top.inst_htax_top




295


Block Coverage holes: Module: inst htax top This can only be covered with length <3 which gives Assertion Failures




Expression Coverage Holes: Module: inst_htax_top
This can only be covered with length <3 which gives Assertion Failures



Toggle Coverage Holes: Module: inst_htax_top
This can only be covered with length <3 which gives Assertion Failures



Toggle Coverage Holes: Module: htax_combinatoric_arbiter_I mask[3] is not getting toggled because mask is assigned by right shifting g1>>1; so 3rd bit will never toggle.



Expression Coverage Hole: Module: htax_outport_data_mux_FU* Expression Missed: eot_out =1 && any_gnt =1; Based on Timing relationship between these two signals; these two can't be simultaneously HIGH.

Bugs report

Bug 1

What is the bug?

If tx_eot for all 4 instances come simultaneously, rx_eot will not be generated and will lead to Assertion failure of EOT Timeout. This is due to bug in RTL which checks that rx_eot can't be generated if all 4 TX_EOTs are becoming high simultaneously.

Where is it?

Module name : htax_outport_data_mux

Instance name: htax_outport_data_mux_FU* in HTAX_TOP

File: htax_outport_data_mux.v

len = \$urandom range(3,10);

Line number(s): 43

How to reproduce:

We should send sequence items on all 4 ports parallel with same packet lengths and small delays i.e, less than 10 which is used. Also this bug is specifically coming for short packets test only. I have attached the sequence used for this case.

```
Sequence Used:
class short pkt sequence extends htax base vseq;
 'uvm object utils(short pkt sequence)
 rand int port;
 randc int len;
 function new (string name = "short pkt sequence");
  super.new(name):
 endfunction: new
htax_packet_c req1; // Declare the sequence item
htax_packet_c req2; // Declare the sequence item
htax packet c reg3; // Declare the sequence item
htax packet c req0; // Declare the sequence item
 task bodv():
req1 = htax packet c::type id::create("req1"); // Create the sequence item
req2 = htax_packet_c::type_id::create("req2"); // Create the sequence item
reg3 = htax packet c::type id::create("reg3"); // Create the sequence item
req0 = htax_packet_c::type_id::create("req0"); // Create the sequence item
        //Run 10 random
  repeat(1000) begin
   port = $urandom range(0,3);
```

```
fork
`uvm_do_on_with(req0, p_sequencer.htax_seqr[0], {length == len; delay <10;})
`uvm_do_on_with(req1, p_sequencer.htax_seqr[1], {length == len; delay <10;})
`uvm_do_on_with(req2, p_sequencer.htax_seqr[2], {length == len; delay <10;})
`uvm_do_on_with(req3, p_sequencer.htax_seqr[3], {length == len; delay <10;})
join
end
endtask: body

endclass: short_pkt_sequence
```

For exactly recreating the bug we can run the following command with given seed value:

```
xrun -f run.f +UVM_TESTNAME=short_pkt_test -seed -1313566714
```

Expected behavior:

It is expected that even if all 4 channels produce tx_eot at the same time the DUT should be able to capture them simultaneously and generate RX_EOT before the timeout. After this the next packets should be transferred correctly.

How the Bug is Found:

After creating multiple test cases and running regression multiple times; I saw some Cross Coverage holes so I created directed test cases to cover it; when I created test case where I sent sequence items parallel to all the instances with same length and small delay values I was able to find the bug. You can see the number of times I updated and created new scenarios of test cases for regression.



Once I found that one case is failing I got the seed value and name of test case so I ran the test separately and generated the waveforms and debugged the RTL to find the RTL bug.

Actual behavior:

Our design doesn't generate RX_EOT when TX_EOT for all 4 instances come simultaneously. This leads to assertion failure as RX_EOT is not generated till timeout. Due to this the next packets are also not captured as TX_SOT itself is not getting generated for next packets.

Bug fix:

We should do the RTL fix and remove the dependency of RX_EOT generation on the condition that TX_EOT should not be simultaneously HIGH. **Line 43** is the code with Bug and **Line 44** is Bug fix.

```
selected eot;
            wire
31
32
            always @( * )
33
            begin
                    (* full_case *) (* parallel_case *)
34
35
                    casex (inport sel)
36
                             4'blxxx: selected_sot = sot_in[((4*VC)-1):(3*VC)];
                             4'bxlxx: selected_sot = sot_in[((3*VC)-1):(2*VC)];
37
38
                             4'bxx1x: selected_sot = sot_in[((2*VC)-1):(1*VC)];
                             4'bxxx1: selected_sot = sot_in[((1*VC)-1):(0*VC)];
39
40
                    endcase
            end
41
42
            //assign selected eot = |(eot in & inport sel reg) & ~(&(eot in));
43
           assign selected_eot = |(eot_in & inport_sel_reg);
44
45
            `ifdef ASYNC_RES
46
47
            always @(posedge clk or negedge res_n) `else
48
            always @(posedge clk) `endif
49
            begin
            if (!res n) begin
50
              inport sel reg <= {NUM PORTS{1'b0}};
                             <= 0;
52
              any_gnt_reg
53
             end else begin
54
              any_gnt_reg <= any_gnt;</pre>
55
56
              //if(any_gnt_reg)
57
                inport_sel_reg <= inport_sel;
58
             end
59
            end
            // Muxes for data, eot, sot
60
htax outport data mux.v [+]
```

Failing Assertion:


We can see that **assert_eot_timeout_check** has failed for seed value of **-1313566714** for **short_pkt_test**.

```
UVM_INFO ../tb/htax_tx_driver_c.sv(59) @ 296130000: uvm_test_top.tb.tx_port[0].tx_driver [htax_tx_driver_c] Input Data Packet to DUT :
Name
                                                                           Size Value
                                                   Type
                                                    htax_packet_c
   delay
dest_port
                                                                           32
32
32
3
64
64
64
64
32
18
45
36
                                                    integral
                                                                                      'h1
'h1
'h3
                                                   integral
integral
integral
    vc
length
   length
data
[0]
[1]
[2]
begin_time
                                                   da(integral)
integral
integral
                                                                                      'h179e249cc9b27f5a
'h5747ca70b1bf6fd5
                                                                                      'h67e1f3bcb5d33ca2
296130000
'd2
                                                    integral
time
                                                    int
   parent sequence (name)
parent sequence (full name)
                                                   string
string
string
                                                                                      short_pkt_sequence
uvm_test_top.tb.vsequencer.short_pkt_sequence
uvm_test_top.tb.tx_port[0].sequencer
    sequencer
coverage setup:
workdir : ./cov_work
dutinst : top(top)
scope : scope
testname : test_sv-1313566714
coverage files:
    model(design data): ./cov_work/scope/icc_4e8e3c4e_7997b529.ucm (reused)
    data : ./cov_work/scope/test_sv-1313566714/icc_4e8e3c4e_7997b529.ucd

TOOL: xrun 22.03-s012: Exiting on Dec 03, 2024 at 03:57:27 CST (total: 00:00:19)

[shubkumr7@n02-hera sim]$ xrun -f run.f +UVM_TESTNAME=short_pkt_test -seed -1313566714
```

Failing Scenario Waveform:



As we can see that tx_eot for all 4 instances are coming, then even after tx_data has been sent completely RX_EOT is not generated. For next packets even though we give tx_outport_req and tx_vc_reg; tx_sot is not coming for next packets.

Failing Assertion Passing after the fix:

The test case short_pkt_test with the seed value of **-1313566714** which was failing earlier is now passing after the RTL fix.

```
UVM Report catcher Summary ---
Number of demoted UVM_FATAL reports : Number of demoted UVM_ERROR reports :
                                             0
Number of demoted UVM_WARNING reports:
                                             0
Number of caught UVM_FATAL reports
                                             0
Number of caught UVM_ERROR reports
Number of caught UVM_WARNING reports:
--- UVM Report Summary ---
** Report counts by severity
UVM INFO :24016
UVM_WARNING :
UVM_ERROR :
                a
UVM_FATAL :
               0
** Report counts by id
[RNTST]
[SCOREBOARD] 16005
[TEST_DONE]
[TOP]
          5
[UVMTOP]
              1
[htax_tx_driver_c] 8000
[short_pkt_sequence]
[short_pkt_test]
Simulation complete via $finish(1) at time 530350 NS + 45
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457
                                                                                                 $finish;
xcelium> exit
coverage setup:
  workdir : ./cov_work
  dutinst : top(top)
  scope
           : scope
  testname : test_sv-1313566714
coverage files:
  model(design data) : ./cov_work/scope/icc_4e8e3c4e_7997b529.ucm (reused)
data : ./cov_work/scope/test_sv-1313566714/icc_4e8e3c4e_7997b529.ucd
                22.03-s012: Exiting on Dec 03, 2024 at 04:34:12 CST (total: 00:00:26)
TOOL: xrun
[shubkumr7@n02-hera sim]$ xrun -f run.f +UVM_TESTNAME=short_pkt_test -seed -1313566714
```