Assignment Report

Name: Shubham Santoshbhai Machhi

Batch: A04

Branch: Electronics (EL)

I.D. No.: 21EL006


College: Birla Vishwakarma Mahavidyalaya

1. Clock Divider :-

Verilog Code:

```
Project Summary × Device × ClockDivider.v × Schematic
                                                                                                      ? 🗆 🖸
D:/College/work/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v
Q 🛗 ← → 🐰 🖺 🖍 🖊 🖩 ♀
                                                                                                         ø
 1
2 🖯
4 - module ClockDivider(
       input clk, rst,
       output reg clk_div
      );
always@(posedge(clk),posedge(rst))
9 🖨
       begin
        if(rst)
10 😓
11
12
               clk_div<=0;
              clk_div<=!clk_div;
       end
14 🖨
15 🖒 endmodule
```

```
Project Summary × ClockDivider.v × ClockDivider_TB.v
                                                                                      ? 🗆 🖆
D:/College/work/ClockDivider/ClockDivider.srcs/sim_1/new/ClockDivider_TB.v
٥
 1 module ClockDivider_TB;
2 | reg clk_in;
3 | wire clk out;
4 ClockDivider uut(
 5 .clk_in(clk_in),
    .clk_out(clk_out)
    );
8 initial begin
9
    clk_in=0;
10
      forever #10 clk_in=~clk_in;
11 A
12 🖨 endmodule
```



Synthesis Report:


```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
|1
    |BUFG |
12
    |LUT1 |
|3
    |FDCE |
| 4
    |IBUF |
|5
    OBUF |
Report Instance Areas:
+----+
    |Instance |Module |Cells |
+----+
|1
          1
                1
    |top
+----+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 .
```

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 2.114 W Design Power Budget: **Not Specified** Process: typical **Power Budget Margin:** N/A 29.0°C Junction Temperature: Thermal Margin: 56.0°C (29.5 W) Ambient Temperature: 25.0 °C 1.9°C/W Effective &JA: Power supplied to off-chip devices: 0 W Confidence level:

Launch Power Constraint Advisor to find and fix invalid switching activity



2. Johnson Counter:-

Verilog Code:


```
1  module johnsonCounter#(parameter WIDTH=4)
 2
    (
 3
     input clk,
 4
    input rstn,
    output reg [WIDTH-1:0]out,
    integer i
 7
    );
8 = always@(posedge clk)
9 🖯 begin
10 🖨
         if(!rstn)
11
             out<=1;
12
        else
13 🖨
        begin
         out[WIDTH-1] <= ~out[0];
15 🖨
            for(i=0;i<WIDTH-1;i=i+1)
16 🖯
            begin
17
             out[i]<=out[i+1];
18 🖨
             end
19 🖨
          end
20 🗎 end
21 🖨 endmodule
```

Test Bench:

```
1 - module JohnsonCounter TB;
 2
    parameter WIDTH=4;
 3
    reg clk;
 4 reg rstn;
 5 | wire [WIDTH-1:0]out;
 6 JohnsonCounter u0(.clk(clk),
    .rstn(rstn),
8
    .out(out));
9 | always#10 clk=~clk;
10 🖯 initial
11 

□ begin
12
        {clk,rstn}<=0;
        $monitor("T=%0t out=%b",$time,out);
13
14
        repeat(2)@(posedge clk);
15
        rstn<=1;
        repeat(15)@(posedge clk);
16
17
        $finish;
18 🛆 end
19 🖨 endmodule
20
```

RTL Schematic:



Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
+-+----+
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
   |BUFG |
           1|
11
12
   |LUT1 |
|3
   | FDRE |
           3|
| 4
    |FDSE |
           1|
    |IBUF |
|5
           2|
    OBUF |
16
Report Instance Areas:
+----+
    |Instance |Module |Cells |
+----+
|1
   top
               - 1
+----+
______
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 .
```

Power Report:


Confidence level:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	1.099 W
Design Power Budget:	Not Specified
Process:	typical
Power Budget Margin:	N/A
Junction Temperature:	27.1°C
Thermal Margin:	57.9°C (30.6 W)
Ambient Temperature:	25.0 °C
Effective &JA:	1.9°C/W
Power supplied to off-chip devices:	0 W

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity

Low




3. Ring Counter:-

Verilog Code:

```
module ringcounter(clk, rst, count);
     input clk, rst;
     output [5:0] count;
     wire clk, rst;
   reg [5:0] count = 6'b1;
     always @ ( posedge clk )
         begin
         if ( ~rst )
             begin
             count <= count << 1;
             count[0] <= count[5];
         end
     end
     always @ ( posedge rst )
     begin
      count <= 6'b1;
     end
```

```
module RingCounter_TB;
     reg Clock;
     reg Reset;
     wire [3:0] Count_out;
      ring_counter uut (
          .Clock(Clock),
          .Reset (Reset),
          .Count_out(Count_out)
      );
 initial Clock = 0;
 always #10 Clock = ~Clock;
initial
begin
      Reset = 1;
     #50;
     Reset = 0;
      end
endmodule
```




Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
   |BUFG |
|1
12
   |LUT1 |
          12|
|3
   |FDRE |
| 4
   |IBUF |
            61
|5
    OBUF |
Report Instance Areas:
+----+
    |Instance |Module |Cells |
    |top
          _____
Finished Writing Synthesis Report: Time (s): cpu = 00:00:18; elapsed = 00:00:36
```

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.1 W
Design Power Budget:	Not Specified
Process:	typical
Power Budget Margin:	N/A
Junction Temperature:	25.2°C
Thermal Margin:	59.8°C (31.6 W
Ambient Temperature:	25.0 °C
Effective vJA:	1.9°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low
<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity	




4. 5 Input Majority Circuit :-

Verilog Code:

```
module MajorityCircuit(
    input [4:0]sw,
    output led
    );
assign led=(sw[0] & sw[1] & sw[2])|
    (sw[0] & sw[1] & sw[3])|
    (sw[0] & sw[1] & sw[4])|
    (sw[0] & sw[2] & sw[4])|
    (sw[1] & sw[3] & sw[4]);
endmodule
```


Test Bench:

RTL Schematic:



Synthesis Report:

Power Report:




5. Parity Generator:-

Verilog Code:

Test Bench:

```
1 
otin  module ParityGenerator_TB;
2 reg
3 wire
4 initial
     reg x,y,z;
wire result;
 5 🖟 begin
        x = 0;
    y = 0;
y = 0;
z = 0;
#100;
x = 0;
 8
9
10
          y = 0;
11
         z = 1;
12
     #100;
13
         x = 0;
14
14
15
         y = 1;
         z = 0;
16
     #100;
17
         x = 0;
18
19
         y = 1;
20
         z = 1;
21
     #100;
         x = 1;
22
23
         y = 0;
24
         z = 0;
25
     #100;
26
         x = 1;
         y = 0;
27
         z = 1;
28
     #100;
29
         x = 1;
30
         y = 1;
31
         z = 0;
32
33
     #100;
      x = 1;
34
35
         y = 1;
35 y
36 z
37 #100;
38 🖨 end
39 endmodule
```

RTL Schematic:




Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
    |LUT3 |
    |IBUF |
   |OBUF |
13
Report Instance Areas:
+----+
    |Instance |Module |Cells |
    |top
               ----+----+
_____
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27
```

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.672 W **Design Power Budget: Not Specified** Process: typical Power Budget Margin: N/A Junction Temperature: 26.3°C 58.7°C (31.0 W) Thermal Margin: Ambient Temperature: 25.0 °C 1.9°C/W Effective &JA: Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity




6. Binary To One Hot Encoder:-

Verilog Code:

```
module HotEncoder(
    input x,y,z,
    output [7:0]out
);

assign out[0]=(~x&~y&~z);
assign out[1]=(~x&~y&z);
assign out[2]=(~x&y&~z);
assign out[3]=(~x&y&z);
assign out[4]=(x&~y&~z);
assign out[5]=(x&~y&z);
assign out[6]=(x&y&~z);
assign out[7]=(x&y&z);
```

```
module HotEncoder_TB;
reg x,y,z;
wire[7:0]out;
HotEncoder DUT(x,y,z,out);
initial
begin
$monitor($time,"x=8b,y=8b,z=8b,out=8b",x,y,z,out);
x=0;y=0;z=0;
#100
x=0;y=0;z=1;
#100
x=0;y=1;z=0;
#100
x=1;y=1;z=1;
#100
$finish;
end
endmodule
```



Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+---+
| |BlackBox name |Instances |
+-+----+
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
    |LUT3 |
    |IBUF |
13
   OBUF |
+----+
Report Instance Areas:
+----+
    |Instance |Module |Cells |
   |top
              - 1
                 19|
|1
         +----+
_____
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26
```


Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 1.412 W **Design Power Budget: Not Specified** Process: typical Power Budget Margin: N/A Junction Temperature: 27.7°C Thermal Margin: 57.3°C (30.2 W) 25.0 °C Ambient Temperature: Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level:

Launch Power Constraint Advisor to find and fix

invalid switching activity




7. 4 Bit BCD Synchronous Counter:-

Verilog Code:

```
module BCDCounter (
     input wire clk,
     input wire rst,
     output wire [3:0] bcd
 );
     reg [3:0] count;
     always @(posedge clk or posedge rst) begin
         if (rst) begin
             count <= 4'b0000;
         end else begin
            if (count == 4'b1001) begin
                 count <= 4'b0000;
             end else begin
                count <= count + 1;
             end
         end
     end
     assign bcd = count;
endmodule
```

```
module BCDCounter_TB;
     reg clk;
     reg rst;
     wire [3:0] bcd;
 BCDCounter UUT (.clk(clk),.rst(rst),.bcd(bcd));
initial begin
         clk = 0;
          rst = 0;
         #5 rst = 1;
         #5 \text{ rst} = 0;
          repeat (20) begin
             #5 clk = ~clk;
         end
        $finish;
É
     end
Э
     always begin
         #2 clk = ~clk;
endmodule
```



Synthesis Report:


```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
|1
   |BUFG | 1|
   |LUT1 |
|2
|3
    |LUT3 |
| 4
    |LUT4 |
|5
    |FDCE |
16
    |IBUF |
            4 |
17
    OBUF |
+----+
Report Instance Areas:
+----+
    |Instance |Module |Cells |
           1
                1
    |top
+----+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26
```

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 3.661 W Design Power Budget: Not Specified Process: typical **Power Budget Margin:** N/A Junction Temperature: 31.9°C Thermal Margin: 53.1°C (28.0 W) Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



8. 4-Bit Carry Look Ahead Adder:-

Verilog Code:


Confidence level:

```
module LookAheadAdder (
    input wire [3:0] A,
    input wire [3:0] B,
    output wire [3:0] Sum,
    output wire Cout
);
    wire [3:0] G;
    wire [3:0] P;
    wire [3:0] C;
    assign G = A & B;
    assign P = A ^ B;
    assign C[0] = G[0] | (P[0] & Cout);
    assign C[1] = G[1] | (P[1] & G[0]);
    assign C[2] = G[2] | (P[2] & G[1]);
    assign C[3] = G[3] | (P[3] & G[2]);
    assign Sum = A ^ B ^ Cout;
    assign Cout = C[3];
endmodule
```

Test Bench:

```
nodule LookAheadAdder TB;
     reg [3:0] A;
     reg [3:0] B;
     wire [3:0] Sum;
      wire Cout;
  CarryLookaheadAdder UUT (.A(A),.B(B),.Sum(Sum),.Cout(Cout));
🗦 initial begin
          $display("Testing 4-Bit Carry Lookahead Adder");
          A = 4'b00000;
          B = 4'b0000;
              #10 $display("A = %b, B = %b, Sum = %b, Cout = %b", A, B, Sum, Cout);
          A = 4'b1101;
          B = 4'b1010;
              #10 $display("A = %b, B = %b, Sum = %b, Cout = %b", A, B, Sum, Cout);
          A = 4'b1111;
          B = 4'b0001;
              #10 $display("A = %b, B = %b, Sum = %b, Cout = %b", A, B, Sum, Cout);
          A = 4'b1000;
          B = 4'b1000;
              #10 $display("A = %b, B = %b, Sum = %b, Cout = %b", A, B, Sum, Cout);
          $finish;
      end
endmodule
```

RTL Schematic:



Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
Report Cell Usage:
     |Cell |Count |
|1
   |LUT2 | 3|
12
   |LUT4 | 1|
    |LUT6 |
13
| 4
     |IBUF |
15
    OBUF
Report Instance Areas:
    |Instance |Module |Cells |
+----+
          | | 18|
|1
  | top
+----+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26
```

Power Report:


Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

2.403 W Total On-Chip Power: Design Power Budget: **Not Specified** Process: typical Power Budget Margin: N/A 29.5°C Junction Temperature: Thermal Margin: 55.5°C (29.3 W) 25.0 °C Ambient Temperature: Effective &JA: 1.9°C/W

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity

Power supplied to off-chip devices: 0 W

Confidence level:




9. N-Bit Comparator:-

Verilog Code:

```
module NBitComparator #(parameter N=4) (
   input [N-1:0] A,
   input [N-1:0] B,
   output eq,
   output lt,
   output gt
);
   assign eq = (A == B);
   assign lt = (A < B);
   assign gt = (A > B);
endmodule
```

```
module testbench;
   parameter N = 4;
   reg [N-1:0] A;
   reg [N-1:0] B;
   wire eq;
   wire lt;
   wire gt;
   n bit comparator #(N) uut (
     .A(A),
     .B(B),
     .eq(eq),
     .lt(lt),
      .gt(gt)
   );
) initial
) begin
         $display("N-Bit Comparator Testbench");
     A = 4'b0010;
      B = 4'b0010;
          #10 $display("A = %b, B = %b, EQ = %b, LT = %b, GT = %b", A, B, eq, lt, gt);
     A = 4'b1100;
      B = 4'b1010;
         #10 $display("A = %b, B = %b, EQ = %b, LT = %b, GT = %b", A, B, eq, lt, gt);
     A = 4'b0101;
      B = 4'b0110;
          #10 $display("A = %b, B = %b, EQ = %b, LT = %b, GT = %b", A, B, eq, lt, gt);
      $finish;
end)
endmodule
```



Synthesis Report:

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 1.129 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 27.1°C

Thermal Margin: 57.9°C (30.5 W)

Ambient Temperature: 25.0 °C


Effective & JA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity



10. Serial In Serial Out Shift Register :-


Verilog Code:

```
module SISOShiftRegister #(parameter N=4) (
   input clk,
   input reset,
   input serial_in,
   output [N-1:0] serial_out
);
   reg [N-1:0] shift_register;
   always @(posedge clk or posedge reset) begin
   if (reset)
      shift_register <= 0;
   else
      shift_register <= {serial_in, shift_register[N-1:1]};
   end
   assign serial_out = shift_register;
endmodule</pre>
```

Test Bench:

```
module SISOShiftRegister TB;
   parameter N = 4;
   parameter CLK_PERIOD = 10;
   reg clk;
   reg reset;
   reg serial_in;
   wire [N-1:0] serial out;
   siso shift register #(N) uut (
     .clk(clk),
     .reset(reset),
     .serial_in(serial_in),
     .serial_out(serial_out)
   always begin
     #(CLK_PERIOD / 2 )clk = ~clk;
   initial begin
     $display("SISO Shift Register Testbench");
     clk = 0;
     reset = 1;
     serial_in = 0;
     #CLK_PERIOD reset = 0;
         serial_in = 1;
     #CLK_PERIOD serial_in = 0;
     #CLK_PERIOD serial_in = 1;
     #CLK_PERIOD serial_in = 0;
         reset = 1;
     #CLK_PERIOD reset = 0;
         serial_in = 1;
     #CLK PERIOD serial_in = 1;
     #CLK_PERIOD serial_in = 0;
     #CLK_PERIOD serial_in = 0;
     reset = 1;
     #CLK_PERIOD reset = 0;
     $display("Serial Out: %b", serial_out);
     $finish;
endmodule
```

RTL Schematic:




Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
|1
    |BUFG |
            11
            4 |
12
    FDCE
13
    |IBUF |
    OBUF |
Report Instance Areas:
+----+
    |Instance |Module |Cells |
+----+
           - 1
                Itop
+----+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26
```

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

1.099 W **Total On-Chip Power: Design Power Budget: Not Specified** Process: typical Power Budget Margin: N/A Junction Temperature: 27.1°C 57.9°C (30.6 W) Thermal Margin: Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity




11. Serial In Parallel Out Shift Register:-

Verilog Code:

```
module SIPOShiftRegister #(parameter N=4) (
   input clk,
   input reset,
   input serial_in,
   output [N-1:0] parallel_out
);
   reg [N-1:0] shift_register;
   always @(posedge clk or posedge reset) begin
   if (reset)
      shift_register <= 0;
   else
      shift_register <= {shift_register[N-2:0], serial_in};
   end
   assign parallel_out = shift_register;
endmodule</pre>
```

```
module SIPOShiftRegister_TB;
   parameter N = 4;
   parameter CLK_PERIOD = 10;
   reg clk;
   reg reset;
   reg serial_in;
   wire [N-1:0] parallel_out;
   sipo_shift_register #(N) uut (
     .clk(clk),
     .reset(reset).
     .serial_in(serial_in),
     .parallel_out(parallel_out)
   always begin
    #(CLK_PERIOD / 2) clk = ~clk;
   initial begin
     $display("SIPO Shift Register Testbench");
     clk = 0;
     reset = 1;
     serial_in = 0;
     #CLK_PERIOD reset = 0;
     serial_in = 1;
     #CLK_PERIOD serial_in = 0;
     #CLK_PERIOD serial_in = 1;
     #CLK_PERIOD serial_in = 0;
     reset = 1;
     #CLK_PERIOD reset = 0;
     $display("Parallel Out: %b", parallel_out);
     $finish;
endmodule
```



Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
11
    |BUFG |
    |FDCE |
12
13
    |IBUF |
    OBUF |
Report Instance Areas:
+----+
    |Instance |Module |Cells |
+----+
   |top
         1
               1
+----+
```

Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 1.099 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 27.1°C

Thermal Margin: 57.9°C (30.6 W)

Ambient Temperature: 25.0 °C


Effective '9JA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



12. Parallel In Parallel Out Register:-


Verilog Code:

```
module PIPORegister #(parameter N=4) (
   input clk,
   input reset,
   input [N-1:0] parallel_in,
   output [N-1:0] parallel_out
);
   reg [N-1:0] shift_register;
   always @(posedge clk or posedge reset) begin
   if (reset)
      shift_register <= 0;
   else
      shift_register <= parallel_in;
   end
   assign parallel_out = shift_register;
endmodule</pre>
```

Test Bench:

```
module PIPORegister_TB;
   parameter N = 4;
   parameter CLK_PERIOD = 10;
   reg clk;
   reg reset;
   integer parallel_in;
   wire [N-1:0] parallel_out;
   pipo_shift_register #(N) uut (
     .clk(clk),
     .reset(reset),
     .parallel in(parallel in),
     .parallel_out(parallel_out)
   always begin
     #(CLK_PERIOD / 2) clk = ~clk;
   end
   initial begin
     $display("PIPO Shift Register Testbench");
     clk = 0;
     reset = 1;
     parallel_in = 4'b0000;
     #CLK_PERIOD reset = 0;
     parallel_in = 4'b1010;
     #CLK_PERIOD parallel_in = 4'b0101;
     reset = 1;
     #CLK_PERIOD reset = 0;
     $display("Parallel Out: %b", parallel out);
     $finish;
   end
endmodule
```

RTL Schematic:



Synthesis Report:


```
Start Writing Synthesis Report
______
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
    |BUFG |
|1
12
    | FDCE |
13
            6|
    | IBUF |
14
    OBUF |
Report Instance Areas:
+----+
    |Instance |Module |Cells |
+----+
    top
          -
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25
```

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 1.106 W **Design Power Budget: Not Specified** Process: typical Power Budget Margin: N/A Junction Temperature: 27.1°C Thermal Margin: 57.9°C (30.6 W) Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level: Low Launch Power Constraint Advisor to find and fix

invalid switching activity




13. Parallel In Serial Out Register:-

Verilog Code:

```
module PISORegister #(parameter N=4) (
   input clk,
   input reset,
   input [N-1:0] parallel_in,
   output serial_out
   reg [N-1:0] shift_register;
   reg [N-1:0] temp;
   always @(posedge clk or posedge reset) begin
     if (reset)
       shift register <= 0;
     else
       shift_register <= parallel_in;
   always @(posedge clk or posedge reset) begin
     if (reset)
       temp <= 0;
     else
       temp <= {shift_register[N-2:0], temp[N-1]};</pre>
   assign serial_out = temp[0];
endmodule
```

```
module PISORegister_TB;
  parameter N = 4;
   parameter CLK_PERIOD = 10;
   reg clk;
   reg reset;
   integer parallel_in;
   wire serial_out;
   piso_shift_register #(N) uut (
     .clk(clk),
     .reset(reset),
     .parallel_in(parallel_in),
     .serial_out(serial_out)
  always begin
     #(CLK_PERIOD / 2 )clk = ~clk;
  end
initial begin
     $display("PISO Shift Register Testbench");
     clk = 0;
     reset = 1;
     parallel_in = 4'b0000;
     #CLK_PERIOD reset = 0;
     parallel_in = 4'b1010;
     #CLK_PERIOD parallel_in = 4'b0101;
     reset = 1;
     #CLK_PERIOD reset = 0;
     $display("Serial Out: %b", serial_out);
     $finish;
endmodule
```



Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
|1
   |BUFG | 1|
    |FDCE |
|2
    |IBUF |
    OBUF |
Report Instance Areas:
+----+
    |Instance |Module |Cells |
              1
          1
    top
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25
```

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.352 W

Design Power Budget: Not Specified

Process: typical
Power Budget Margin: N/A

Junction Temperature: 25.7°C

Thermal Margin: 59.3°C (31.3 W)

Ambient Temperature: 25.0 °C


Effective ϑJA : 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity




14. Bi-Direction Shift Register :-

Verilog Code:

```
module bidirectional_shift_register #(parameter N=8) (
   input clk,
   input reset,
   input shift left,
   input shift right,
   input [N-1:0] parallel in,
   output [N-1:0] parallel out
   reg [N-1:0] shift_register;
   reg [N-1:0] temp;
   always @(posedge clk or posedge reset) begin
     if (reset)
       shift_register <= 0;
      else if (shift left)
       shift_register <= {shift_register[N-2:0], 1'b0};</pre>
      else if (shift_right)
        shift_register <= {1'b0, shift_register[N-1:1]};</pre>
      else
        shift_register <= parallel_in;
   assign parallel_out = shift_register;
 endmodule
```

```
module BidirectionRegister TB;
   parameter N = 8;
   parameter CLK PERIOD = 10;
   reg clk;
   reg reset;
   reg shift left;
   reg shift_right;
   integer parallel in;
   wire [N-1:0] parallel_out;
   bidirectional_shift_register #(N) uut (
      .clk(clk),
      .reset(reset),
      .shift left(shift left),
      .shift_right(shift_right),
      .parallel_in(parallel_in),
      .parallel_out(parallel_out)
   );
   always begin
     #(CLK_PERIOD / 2 )clk = ~clk; end
  initial begin
     $display("Bidirectional Shift Register Testbench");
     clk = 0;
     reset = 1;
     shift left = 0;
     shift right = 0;
     parallel_in = 8'b00000000;
     #CLK_PERIOD reset = 0;
     parallel_in = 8'b10101010;
     shift left = 1;
     #CLK_PERIOD shift_left = 0;
     shift right = 1;
     #CLK PERIOD shift right = 0;
     shift_right = 1;
     #CLK PERIOD shift right = 0;
     parallel_in = 8'b11001100;
     shift left = 1;
     #CLK PERIOD shift left = 0;
     $display("Parallel Out: %b", parallel_out);
     $finish;
   end
endmodule
```




Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+---+
| |BlackBox name |Instances |
+-+----+
+-+---+
Report Cell Usage:
+----+
     |Cell |Count |
+----+
|1
    |BUFG |
12
    |LUT4 |
|3
     |LUT5 |
| 4
     | FDCE |
15
     |IBUF |
            12|
     OBUF |
16
Report Instance Areas:
+----+
     |Instance |Module |Cells |
                | 37|
           1
    |top
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27
```

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 4.307 W **Design Power Budget: Not Specified** Process: typical **Power Budget Margin:** N/A Junction Temperature: 33.1°C Thermal Margin: 51.9°C (27.4 W) Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix




15. PRBS Sequence Generator:-

Verilog Code:

invalid switching activity

```
module PRBSsequence (
   input clk,
   input reset,
   output prbs_out
);
   reg [3:0] shift_register;
   always @(posedge clk or posedge reset) begin
   if (reset)
      shift_register <= 4'b0001;
   else
      shift_register <= {shift_register[2:0], shift_register[3] ^ shift_register[0]};
   end
   assign prbs_out = shift_register;
endmodule</pre>
```

```
module PRBSsequence_TB;
   parameter CLK_PERIOD = 10;
   reg clk;
   reg reset;
   wire [3:0] prbs_out;
   integer i;
   prbs_generator uut (
     .clk(clk),
     .reset(reset),
     .prbs_out(prbs_out)
   always begin
     #(CLK_PERIOD / 2) clk = ~clk;
   initial begin
     $display("PRBS Generator Testbench");
     clk = 0;
     reset = 1;
     #CLK_PERIOD reset = 0;
     $display("PRBS Output:");
     for ( i = 0; i < 16; i = i + 1) begin
       #CLK_PERIOD;
       $display("%b", prbs_out);
     end
     $finish;
   end
endmodule
```




```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
     |Cell |Count |
|1
   |BUFG | 1|
12
     LUT2
    |FDCE |
|3
| 4
    |FDPE | 1|
    |IBUF |
|5
              2|
16
     OBUF |
               1|
Report Instance Areas:
     |Instance |Module |Cells |
          | | 9|
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27
```

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

vectorless analysis. Note: these early estimates can **Total On-Chip Power:** 1.134 W Design Power Budget: **Not Specified** Process: typical Power Budget Margin: N/A Junction Temperature: 27.1°C 57.9°C (30.5 W) Thermal Margin: Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity



16. 8-Bit Subtractor:-

Verilog Code:


```
module eightBitSubtractor(
   input [7:0] A,
   input [7:0] B,
   input borrow_in,
   output [7:0] difference,
   output borrow_out
);

wire [7:0] B_complement;
   assign B_complement = (~B) + 1;
   assign {borrow_out, difference} = A + B_complement + borrow_in;
endmodule
```

Test Bench:

```
module eightBitSubtractor_TB;
   reg [7:0] A;
   reg [7:0] B;
   reg borrow_in;
   wire [7:0] difference;
   wire borrow_out;
   eight_bit_subtractor uut (
     .A(A),
     .B(B),
     .borrow_in(borrow_in),
     .difference (difference),
     .borrow_out(borrow_out)
   initial begin
     $display("8-Bit Subtractor Testbench");
     A = 8'b00001010;
     B = 8'b00000101;
     borrow in = 1'b0;
     #10 $display("A = %b, B = %b, Borrow In = %b, Difference = %b, Borrow Out = %b", A, B, borrow_in, difference, borrow_out);
     $10 $display("A = %b, B = %b, Borrow In = %b, Difference = %b, Borrow Out = %b", A, B, borrow_in, difference, borrow_out);
endmodule
```

RTL Schematic:



Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
Report Cell Usage:
    |Cell |Count |
    |CARRY4 |
|LUT2 |
                  3|
1|
|1
12
     |LUT3 | 3|
|3
     |LUT4 |
|LUT5 |
                 2|
| 4
15
   |LUT6 | 2|
|IBUF | 17|
|OBUF | 9|
16
17
18
Report Instance Areas:
     |Instance |Module |Cells |
+----+
            | | 39|
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29
```

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 6.491 W

Design Power Budget: Not Specified

Process: typical
Power Budget Margin: N/A

Junction Temperature: 37.2°C

Thermal Margin: 47.8°C (25.2 W)

Ambient Temperature: 25.0 °C


Effective &JA: 1.9 °C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity




17. 8-Bit Adder/Subtractor:-

Verilog Code:

```
module eightbitAdderSubtractor(a,b,cin,sum,cout);
 input [7:0] a;
 input [7:0] b;
 input cin:
 output reg [7:0] sum;
 output reg cout;
 reg [8:0] c;
 integer i;
always @ (a or b or cin)
begin
 c[0]=cin;
if (cin == 0) begin
for ( i=0; i<8 ; i=i+1)
begin
 sum[i] = a[i]^b[i]^c[i];
 c[i+1]=(a[i]\&b[i])|(a[i]\&c[i])|(b[i]\&c[i]);
else if (cin == 1) begin
for ( i=0; i<8 ; i=i+1)
begin
 sum[i]= a[i]^(~ b[i])^c[i];
 c[i+1]= (a[i]&(~b[i]))|(a[i]&c[i])|((~b[i])&c[i]);
end
end
 cout=c[8];
endmodule
```

```
module EightbitAdderSubtractor_TB;
   reg [7:0] A;
   reg [7:0] B;
   reg subtract;
   wire [7:0] result;
   wire overflow;
   eight_bit_adder_subtractor uut (
     .A(A),
     .B(B),
     .subtract(subtract),
     .result(result),
     .overflow(overflow)
   initial begin
     $display("8-Bit Adder/Subtractor Testbench");
     A = 8'b00001010;
     B = 8'b00000101;
     subtract = 1'b0;
         $10 $display("A = %b, B = %b, Subtract = %b, Result = %b, Overflow = %b", A, B, subtract, result, overflow);
     A = 8'b00000101;
     B = 8'b00001010;
     subtract = 1'b1;
         $10 $\display("A = \%b, B = \%b, Subtract = \%b, Result = \%b, Overflow = \%b", A, B, subtract, result, overflow);
   end
endmodule
```



```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
+-+----
Report Cell Usage:
     |Cell |Count |
   |LUT2 | 1|
11
     |LUT3 |
12
     |LUT5 | 14|
|IBUF | 17|
13
14
    |OBUF | 9|
15
Report Instance Areas:
     |Instance |Module |Cells |
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35
```

Power report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 6.046 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 36.4°C

Thermal Margin: 48.6°C (25.6 W)


Ambient Temperature: 25.0 °C Effective ϑJA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

 $\underline{\text{Launch Power Constraint Advisor}}\,\text{to find and fix}$

invalid switching activity



18. 4-Bit Multiplier :-


Verilog Code:

```
module FourBitMultiplier (
   input [3:0] A,
   input [3:0] B,
   output [7:0] product
);
   wire [7:0] temp_product;
   assign temp_product = {4'b0, A} * {4'b0, B};
   assign product = temp_product[7:0];
endmodule
```


Test Bench:

```
module FourBitMultiplier TB;
   reg [3:0] A;
   reg [3:0] B;
   wire [7:0] product;
   four_bit_multiplier uut (
     .A(A),
     .B(B),
     .product (product)
   );
   initial begin
     $display("4-Bit Multiplier Testbench");
     A = 4'b0111;
     B = 4'b0101;
         #10 $display("A = %b, B = %b, Product = %b", A, B, product);
     A = 4'b0011;
     B = 4'b1000;
          #10 $display("A = %b, B = %b, Product = %b", A, B, product);
   end
endmodule
```

RTL Schematic:




Synthesis Report:



Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 4.725 W **Design Power Budget: Not Specified** Process: typical Power Budget Margin: N/A Junction Temperature: 33.9°C 51.1°C (26.9 W) Thermal Margin: Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix

Launch Power Constraint Advisor to find and fix invalid switching activity




19. Fixed Point Division:

Verilog Code:

```
module FixedPointDivision (
   input [15:0] dividend, clk, reset, divisor,
   output [15:0] quotient
   integer quotient;
   reg [15:0] remainder;
   reg [15:0] temp_quotient;
   reg [7:0] count;
     always @(posedge clk or posedge reset) begin
     if (reset) begin
       count <= 0;
       remainder <= 0;
       temp_quotient <= 0;</pre>
     end
     else begin
       if (remainder >= divisor) begin
         remainder <= remainder - divisor;
         temp_quotient <= temp_quotient + 1;</pre>
       end
       else begin
         remainder <= remainder;
         temp_quotient <= temp_quotient;</pre>
        count <= count + 1;
       if (count == 7) begin
         quotient <= temp_quotient;
         count <= 0;
       end
     end
   end
endmodule
```


```
module FixedPointDivision TB;
  reg clk;
  reg reset;
  reg [15:0] dividend;
  reg [7:0] divisor;
  wire [15:0] quotient;
  fixed_point_division uut (
    .dividend(dividend),
    .divisor(divisor),
    .quotient (quotient)
  );
  always begin
    #10 clk = ~clk;
  end
  initial begin
    $display("Fixed-Point Division Testbench");
    clk = 0;
    reset = 0;
    dividend = 16'b0101100010000000;
    divisor = 8'b00000100;
    reset = 1;
    #20 reset = 0;
    dividend = 16'b0101100010000000;
    divisor = 8'b00000100;
    $display("Dividend: %d, Divisor: %d", dividend, divisor);
    $display("Quotient: %d.%02d", quotient[15:8], quotient[7:0]);
    Sfinish:
  end
endmodule
```



Start	Writing	Syn	thesis R	eport					
_	t BlackBo								
	ackBox nai								
+-+			+	+					
Repor	t Cell Us	age							
	+	-							
ı	Cell	IC	ount						
+	+								
1	BUFG	1	1						
12	CARRY4	1	10						
3	LUT1	1	1						
4	LUT2	1	16						
5	LUT3	1	2						
16	LUT4	1	23						
17	LUT5	1	3						
18	LUT6	1	5						
9	FDCE	1	40						
10	FDRE	1	16						
11	IBUF	1	33						
12	OBUF	1	32						
+	+	-+-	+						
-	t Instanc								
	+								
	Instan								
	+								
	top								
	hed Writi								
	ned wilti								

Power Report:

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation. **Total On-Chip Power:** 0.688 W **Design Power Budget:** Not Specified Process: typical Power Budget Margin: N/A Junction Temperature: 26.3°C Thermal Margin: 58.7°C (31.0 W) Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity



20. Master Slave JK Flip Flop:-


Verilog Code:

```
module JKflipflop(
     input c, j, k, resetn,
     output Q,Qn
     );
     wire MQ, MQn, Cn;
     wire j1, k1, j2, k2;
     assign j2=!resetn?0:j1;
     assign k2=!resetn?1:k2;
     and(j1,j,Qn);
     and(k1,k,Q);
     not (Cn, c);
     sr latch master (MQ, MQn, c, j2, k2);
     sr_latch slave(Q,Qn,Cn,MQ,MQn);
endmodule
module sr latch(
     output Q,Qn,
     input G,S,R
     );
     wire S1,R1;
     and (S1, G, S);
     and (R1,G,R);
     nor(Qn,S1,Q);
     nor(Q,R1,Qn);
endmodule
```

Test Bench:

```
module JKflipflop_TB;
                                   reg clk;
                                        reg reset;
                                   reg J;
                                   reg K;
                                      \texttt{jk\_flip\_flop} \ \mathtt{uut} \ (.\mathtt{clk}(\mathtt{clk}),.\mathtt{reset}(\mathtt{reset}),.\mathtt{J}(\mathtt{J}),.\mathtt{K}(\mathtt{K}),.\mathtt{Q}(\mathtt{Q}),.\mathtt{not}\_\mathtt{Q}(\mathtt{not}\_\mathtt{Q}));
                                   always begin
#5 clk = ~clk;
                                      initial begin
                                                         $display("JK Flip-Flop Testbench");
                                                           clk = 0:
                                                           reset = 1;
                                                           σ = 0;
                                                         K = 0;
                                                           #10 reset = 0;
                                                         J = 1;
                                                           K = 0;
                                                           $display("Q = %b, ~Q = %b", Q, ~Q);
J = 0;
                                                           K = 1;
                                                         $display("Q = %b, ~Q = %b", Q, ~Q);
J = 1;
                                                           K = 1;
                                                              #10;
                                                         \sigma = \sigma \cdot Q = 
                                                           K = 0;
                                                                                               $display("Q = %b, ~Q = %b", Q, ~Q);
                                                           $finish;
endmodule
```

RTL Schematic:



Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
+----+
     |Cell |Count |
+----+
    |LUT2 |
11
12
     |LUT3 |
13
    LUT6 |
| 4
     |IBUF |
15
     OBUF |
+----+
Report Instance Areas:
+----+
     |Instance |Module |Cells |
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16
```

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.821 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 26.5°C

Thermal Margin: 58.5°C (30.8 W)

Ambient Temperature: 25.0 °C


Effective vJA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity




21. Positive Edge Detector:-

Verilog Code:

```
module PositiveEdgeDetector (
   input clk,
   input nreset, din,
   output dout,
     reg d ff
 );
   always @(posedge clk or negedge nreset) begin
     if (!nreset)
       d ff <= 1'b0;
     else
       d_ff <= din;
 endmodule
 module d_ff(D,C,a);
     input D,C;
     output a;
     reg a;
     always@(posedge C)
     begin
      a<=D;
 endmodule
```

```
module PositiveEdgeDetecto_TB;
   reg clk;
   reg reset;
   wire pos_edge_detected;
   positive edge detector uut (
     .clk(clk),
     .reset(reset),
     .pos_edge_detected(pos_edge_detected)
   );
   always begin
     #5 clk = ~clk;
   initial begin
     $display("Positive Edge Detector Testbench");
     clk = 0;
     reset = 1;
     #10 reset = 0;
     #5 clk = 1;
     #5 clk = 0;
     #5 clk = 1;
     #5 clk = 0;
     $display("Positive Edge Detected: %b", pos_edge_detected);
     $finish;
   end
 endmodule
```




```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
Report Cell Usage:
    |Cell |Count |
    |BUFG |
|LUT1 |
1
12
    |FDCE | 1|
|IBUF | 3|
13
| 4
   OBUF | 1|
    |OBUFT | 1|
16
Report Instance Areas:
    |Instance |Module |Cells |
|1 |top | 8|
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15
```

Power Report:

invalid switching activity

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.347 W				
Design Power Budget:	Not Specified				
Process:	typical				
Power Budget Margin:	N/A				
Junction Temperature:	25.7°C				
Thermal Margin:	59.3°C (31.3 W				
Ambient Temperature:	25.0 °C				
Effective ϑJA :	1.9°C/W				
Power supplied to off-chip devices:	0 W				
Confidence level:	Low				
Launch Power Constraint Advisor to find and fix					



22. BCD Adder :-


Verilog Code:

```
nodule BCDAdder (
   input [3:0] A,
   input [3:0] B,
   output [3:0] sum,
   output carry_out
   integer sum;
   wire [3:0] sum internal;
   wire carry out internal;
   assign {carry_out_internal, sum_internal} = A + B;
   assign carry_out = (sum_internal > 9);
   always @(sum_internal) begin
     if (carry_out_internal)
       sum = sum internal + 6;
     else
       sum = sum_internal;
   end
 endmodule
```

Test Bench:

```
module BCDAdder TB;
   reg [3:0] A;
    reg [3:0] B;
    wire [3:0] sum;
    wire carry_out;
   bcd_adder uut (
     .A(A),
     .B(B),
      .sum(sum),
      .carry_out(carry_out)
   );
   initial begin
     $display("BCD Adder Testbench");
     A = 4'b0101;
     B = 4'b0011;
      #10;
          $display("A = %d, B = %d, Sum = %d, Carry Out = %b", A, B, sum, carry_out);
     A = 4'b1001;
      B = 4'b1001;
      #10;
          $display("A = %d, B = %d, Sum = %d, Carry Out = %b", A, B, sum, carry_out);
      $finish;
    end
endmodule
```

RTL Schematic:



Synthesis Report;

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 3.372 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 31.4°C

Thermal Margin: 53.6°C (28.3 W)

Ambient Temperature: 25.0 °C


Effective ϑJA : 1.9°C/W

Power supplied to off-chip devices: 0 W

Launch Power Constraint Advisor to find and fix

invalid switching activity

Confidence level:




23. 4-Bit Carry Select Adder :-

Verilog Code:

```
module CarrySelectAdder (
    input [3:0] A,
    input [3:0] B,
    input carry in,
    output carry_out,
    output [3:0]s);
wire [3:0] temp0, temp1;
    wire [3:0]carry0, carry1;
  fulladder fa00(A[0],B[0],1'b0,temp0[0],carry0[0]);
      fulladder fa01(A[1],B[1],carry0[0],temp0[1],carry0[1]);
fulladder fa02(A[2],B[2],carry0[1],temp0[2],carry0[2]);
       fulladder fa03(A[3],B[3],carry0[2],temp0[3],carry0[3]);
       fulladder fa10(A[0],B[0],1'b0,temp1[0],carry1[0]);
      fulladder fa11(A[1],B[1],carry1[0],temp1[1],carry1[1]);
fulladder fa12(A[2],B[2],carry1[1],temp1[2],carry1[2]);
       fulladder fa13(A[3],B[3],carry1[2],temp1[3],carry1[3]);
      multiplexer mux carry (carry0[3], carry1[3], cin, cout);
      multiplexer mux_sum0(temp0[0],temp1[0],cin,s[0]);
       multiplexer mux_sum1(temp0[1],temp1[1],cin,s[1]);
      multiplexer mux_sum2(temp0[2],temp1[2],cin,s[2]);
       multiplexer mux_sum3(temp0[3],temp1[3],cin,s[3]);
endmodule
module fulladder(
      input a,b,cin,
output sum,carry);
      assign sum=a^b^cin;
       assign carry=(a&b)|(cin&a)|(b&cin);
  endmodule
  module multiplexer(
      input i0,i1,sel,
output reg bitout);
      always@(i0,i1,sel)
      begin
      if(sel==0)
           bitout=i0;
           bitout=i1;
endmodule
```

```
module CarrySelectAdder_TB;
   reg [3:0] A;
   reg [3:0] B;
   reg carry_in;
   wire [3:0] sum;
   wire carry_out;
  carry_select_adder_4bit uut (
     .A(A),
     .B(B),
     .carry_in(carry_in),
     .sum(sum),
     .carry_out(carry_out)
   initial begin
     $display("4-Bit Carry-Select Adder Testbench");
     A = 4'b01111;
     B = 4'b0011;
     carry_in = 1'b0;
         $display("A = %d, B = %d, Sum = %d, Carry Out = %b", A, B, sum, carry_out);
     A = 4'b1010;
     B = 4'b0110;
     carry_in = 1'b1;
         $display("A = %d, B = %d, Sum = %d, Carry Out = %b", A, B, sum, carry_out);
     $finish;
endmodule
```




```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
Report Cell Usage:
    |Cell |Count |
     |LUT2 | 1|
11
     |LUT4 |
|3
     |LUT5 |
               1|
     |LUT6 |
| 4
     |IBUF |
               8|
15
    |OBUF |
17
    |OBUFT |
Report Instance Areas:
     |Instance |Module |Cells |
|1 |top | | 18|
+----+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20
```

Power Report:

invalid switching activity

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	2.443 W				
Design Power Budget:	Not Specified				
Process:	typical				
Power Budget Margin:	N/A				
Junction Temperature:	29.6°C				
Thermal Margin:	55.4°C (29.2 W)				
Ambient Temperature:	25.0 °C				
Effective ϑJA :	1.9°C/W				
Power supplied to off-chip devices:	0 W				
Confidence level:	Low				
<u>Launch Power Constraint Advisor</u> to find and fix					



24. Moore FSM 1010 Sequence Detector:-

Verilog Code:

```
module FSMSequenceDetector (
  input clk,
  input reset,
   input d in,
  output reg y
 reg [2:0]cst,nst;
 parameter s0=3'b000,
          s1=3'b001,
          s2=3'b010,
          s3=3'b100,
          s4=3'b101;
always@(cst or d_in)
begin
case(cst)
s0:if(d_in==1'b1)
   begin
    nst=s1;
    y=1'b0;
end
    else cst=nst;
s1:if(d_in==1'b0)
    begin
     nst=s2;
    y=1'b0;
    end
    else cst=nst;
3 s2:if(d_in==1'b1)
    begin
     nst=s3;
     y=1'b0;
    end
    else
    begin
     nst=s0;
     y=1'b0;
     end
3 s3:if(d_in==1'b0)
   begin
    nst=s2;
     y=1'b1;
     end
    else
  begin
    nst=s1;
    y=1'b0;
    end
 default nst=s0;
   endcase
    end
always@(posedge clk) begin
    if(reset)
         cst<=s0;
        cst<=nst;
        end
) endmodule
```


```
module FSMSequenceDetector_TB;
     reg clk;
     reg reset;
     reg data_in;
     wire sequence_detected;
     \verb|moore_sequence_detector| \verb| uut | (.clk(clk),.reset(reset),.data_in(data_in),.sequence_detected(sequence_detected)); \\
    always begin

#5 clk = ~clk;
    initial begin
       $display("Moore Sequence Detector Testbench");
       clk = 0;
reset = 1;
       data_in = 0;
#10 reset = 0;
data_in = 1;
#10 data_in = 0;
       #10 data_in = 1;
#10 data_in = 1;
#10 data_in = 0;
#10 $display("Input Sequence: 1010, Sequence Detected: %b", sequence_detected);
       data_in = 1;

#10 data_in = 1;

#10 data_in = 1;

#10 data_in = 0;
       #10 $display("Input Sequence: 1110, Sequence Detected: %b", sequence_detected);
data_in = 1;
#10 data_in = 0;
       #10 data_in = 0;
#10 data_in = 1;
        #10 data_in = 0;
       #10 data_in = 0;
#10 data_in = 1;
#10 data_in = 0;
        #10 $display("Input Sequence: 10010010, Sequence Detected: %b", sequence_detected);
       Sfinish;
     end
endmodule
```



```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
Report Cell Usage:
     |Cell |Count |
11
   |BUFG |
   |LUT2 | 3|
     |LUT3 | 4|
|LUT4 | 6|
|3
| 4
     |FDRE | 3|
     |LD |
16
                71
17
     |IBUF |
   |OBUF | 1|
Report Instance Areas:
     |Instance |Module |Cells |
   |top | 28|
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16
```

Power Report:


Confidence level:

invalid switching activity

derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation. **Total On-Chip Power:** 0.175 W Design Power Budget: **Not Specified** Process: typical Power Budget Margin: N/A Junction Temperature: 25.3°C Thermal Margin: 59.7°C (31.5 W) Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W

Launch Power Constraint Advisor to find and fix

Power estimation from Synthesized netlist. Activity



25. N:1 Mux :-

Verilog Code:

```
module Nx1mux(
    input [1:0] sel,
    input i0,i1,i2,i3,
    output reg y );


always@(*)begin

case(sel)
    2'h0:y=i0;
    2'h1:y=i1;
    2'h2:y=i2;
    2'h3:y=i3;
    default:$display("Invalid Input");
endcase
end
endmodule
```

Test Bench:

```
module Nx1Mux_TB;
   parameter N = 4;
   reg [N-1:0] inputs;
   reg select;
   wire out;
   n_to_1_mux #(N) uut (
     .inputs(inputs),
     .select(select),
     .out(out)
   );
   initial begin
     $display("N:1 MUX Testbench");
     inputs = 4'b0000;
    for (select = 0; select < N; select = select + 1) begin
       $display("Select = %b, Output = %b", select, out);
     end
     inputs = 4'b1101;
     for (select = 0; select < N; select = select + 1) begin
       $display("Select = %b, Output = %b", select, out);
     end
     $finish;
   end
endmodule
```

RTL Schematic:



Synthesis Report:

```
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+---+
Report Cell Usage:
+----+
    |Cell |Count |
+----+
   |LUT6 | 1|
|IBUF | 6|
|1
|2
   OBUF
+----+
Report Instance Areas:
    |Instance |Module |Cells |
+----+
   |top
           +----+
Finished Writing Synthesis Report: Time (s): cpu = 00:00:13; elapsed = 00:00:16
```

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.544 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 26.0°C

Thermal Margin: 59.0°C (31.1 W)

Ambient Temperature: 25.0 °C

Effective vJA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity

