

Name: Shubham Bawner

Pages: 9

Roll no: 20118100

Branch: IT

Date: 25-5-22

Sub: CO End Semester exam.

Q1

A] Selection inputs:

Given: bus is constructed with multiplexers

 \therefore we have 16 line buss system.also, 32 registers = 2^5 \therefore 5 selection inputs in each multiplier.

ans: 5

B) Size of multiplexer needed = 32×1

C] No. of multiplexer required =
= No. of lines in buss system
= 16 : ans

D] Since no. of 3 state buffers required is
equal to No. of registers,
 \therefore 32 3 state buffers required.

Q3 DMA Controller in Computer Architecture

A hardware device that allows I/O devices to directly access memory with least participation of processor.


Requirements:

DMA controller needs some old circuits of an interface to communicate with the CPU and other I/O devices.

Working:

- The unit communicates with CPU through data bus and control lines
- Through the use of address bus and enabling DMA and RS registers selecting inputs, A register within DMA is chosen by CPU.
- RD and WR are 2-way inputs
- When BG input is 0, CPU can communicate with registers, when BG input = 1, CPU has relinquished the bus and DMA can communicate directly with memory.

Note: All registers in the DMA appear to CPU as I/O interface registers, so, CPU can both read and write DMA registers.



Explanation:

The CPU initialises DMA by sending given info. through data bus.

The starting address of memory where read/write data is available, word count, mode of transfer defined by control, and control to begin DMA control are also sent.

Q2 I] immediate addressing:

→ address field contains the operand itself.

∴ effective address = 301 601

II] relative addressing:

→ address field contains offset to be added to

program counter to address memory location of operand.

∴ effective address: $601 + 800 = 1401$

III] Register indirect addressing:

→ address of operand is in the register.
address field contains another operand.

∴ effective address = $R_1 = 400$

IV] Indexed addressing with R_1 as index register:

→ index absolute addressing. (as there is address field)

→ effective address = contents of index register
+ contents of address field.

$$\begin{aligned} &= 800 + R_1 = 800 + 400 \\ &= 1200 \end{aligned}$$

Q4 Booth's Algorithm for multiplication:

1. Start

2. Product: 0

3. take input of 2 decimal numbers: n_1, n_2

4. Convert into binary and store as arrays as num_1 and num_2

5. 2's complement num_1 & num_2 if they are (-)ve

6. 2's complement num_2 & store as $ncopy$

7. copy num_1 as $ncopy$

8. set $q = 0$
9. if $num_1 = q$: arithmetic shift product ncopy
10. else if $num_1 = 1$ & $q = 0$
 \rightarrow add ncom to product and arithmetic shift product : ncopy.
11. else add num_2 to product & arithmetic shift product : ncopy
12. in each step, set $q = num_1[i]$ after shift operation
13. Repeat steps 9 - 12 till all bits of num_1 are shifted out.
14. ~~return~~ return final result as ncopy

Given numbers: multiplicand = $1111 = (31)_{10}$
 multiplier = 10101

signs not included.

Multiplicand in B = 11111

	F	A	Q	SC	
Multiplicand in Q --	0	00000	10101	101	$Q = (21)_{10}$
$Q_n = 1$ add B ---	0	<u>11111</u> 111111			
Shr EAQ ----		01111	11010	100	
$Q_n = 0$ Shr EAQ --		00111	11101	011	
$Q_n = 1$ add B --		<u>11111</u> 00110			
Shr EAQ ----		10011	01110	010	
$Q_n = 0$, Shr EAQ --		01001	10111	001	
$Q_n = 1$ add B --		<u>11111</u> 01000			
	1				

shr EAX --- $\underbrace{1010001011}_{(651)_{10}} \quad 000$

Q5

Address space :

$$n \text{ bits in address space} = \frac{2^n}{\text{size}}$$

$$\text{address space bits} = 48$$

Memory space

$$n \text{ bits in memory space} \Rightarrow$$

$$\text{words in address space} = 2^n / \text{size of the word}$$

$$n = 32$$

$$\therefore \text{no. of words in memory space} = \frac{2^{16}}{4k}$$

$$= \frac{2^{32}}{4k} = 2^{24} =$$

$$= 2^{32-5} = 2^{27} = 134217728 \text{ words}$$

Q5

Virtual Memory:

The memory that appears to be in main memory (RAM) But, most of it is located in Secondary storage (like solid state disk) and data is transferred among the two locations as required.

$$\text{no. of words in address space} = \frac{2^{48} \text{ bits}}{4k}$$

$$\text{no. of words in memory space} = \frac{2^{32} \text{ bits}}{4k}$$

$$\text{no. of pages} = \frac{\text{words in address space}}{\text{size of page}} = \frac{2^{48}}{4k} = \frac{2^{36}}{4k}$$

$$\text{no. of blocks} = \frac{2^{32}}{4k} = \frac{2^{20}}{4k}$$

Q7

Given:

time for task by non-pipelined system = 100 ns

time by pipelined system per task = 20 ns

Stages = $k = 6$ segmenttasks = 1000 = n

$$\text{speedup ratio} = S = T_{\text{non-pipelined}} / T_{\text{pipelined}}$$

$$= T_{np} / T_p$$

$$\text{also, } T_{np} = 100 \times 1000 = 10^5 \text{ ns}$$

$$T_p = (k + n - 1) \times \text{time taken by pipelined system}$$

$$= (6 + 1000 - 1) \times 20 = 20100 \text{ ns}$$

$$\therefore S = 10^5 / 2.01 \times 10^4 = \sim 4.975$$

\therefore speedup ratio is 4.975

Q6

Given: H (Hit ratio) = 0.8Mem. req. $R = 0.9$ Cache access time $T_c = 50 \text{ ns}$ main mem. access. ^{time} $T_m = 500 \text{ ns}$

$$9] \text{ Avg. Read access time} = H \cdot T_c + (1 - H)(T_c + T_m)$$

$$= 0.8 \times 50 + 0.2 \times 550$$

$$= 40 + 110 = \underline{\underline{150 \text{ ns}}}$$

9i] avg. access time for read and write

$$\text{both} = (R_r \times \text{read access time}) + (1 - R_r)(T_{\text{rw}}) \quad n_s$$

$$= 0.9 \times 150 + \cancel{0.9} \times 0.1 \times 500$$

$$= 135 + 50 = 185 \text{ ns}$$

So, read access time (avg.) is 150 nano-seconds

and for read & write it is 185 nano-seconds.

Q8

Given: $n = 25000$ instructions/tasks

$$f = 50 \text{ MHz}$$

$$k = 5 \text{ stages}$$

processor: 1 instruction issued

$$\text{i] } \underline{\text{speedup}} \quad S_k = \frac{T_1}{T_k} = \frac{n k T}{k T + (n-1) T} = \frac{n k}{k + n - 1}$$

$$\therefore S_k = \frac{25000 \times 5}{5 + 25000 - 1} = \frac{125 \times 10^5}{2.5604 \times 10^4} \approx \underline{\underline{4.99}}$$

$$\text{ii] } \underline{\text{efficiency}} = E_k = \frac{S_k}{k} = \frac{4.999}{5} \approx 0.999$$

$$\text{iii] } \underline{\text{Throughput}} = H_k = \frac{n f}{k + n - 1} = \frac{25000 \times 50 \times 10^6}{5 + 25000 - 1}$$

$$H_k \approx 49.99 \text{ MIPS}$$

Hence, for the execution for the program with 25k instructions, 50 MHz clock rate & 1 instruction/clock and 5 stages,

Q10

