Name: Shubham Bawner Pages: 9

Roll. no: 20118100

Boanch: IT

Date: 25-5-22

Sub: CO End Semister exam.

01

A] Selection inputs:

Given: bus is constaucted with multiplexcers

in we have 16 line buss System.

also, 32 ragisters = 215

:. 5 selection inputs in each multiplier.

ans: 5

B) Size of multiplexcex needed = 32x1

c] No. of multiplex cer required =

= No. of lines in buss system

= 16 : ans

Since no. of 3 state buffers required is

equal to No. of aggistes,

i. 32. 3 state buffers required.

D)

@3

DMA Controller in Computer Architecture

A hardware device that allows Ilo devices

to directly access memory with least

participation of processor.


Requirments:

DMA controller needs some old circuits of an interface to communicate with the CPU and other Ib devices.

Working:

- · The unit communicates with conthough
- · Through the use of address buss and enabling DMA and RS ragisters selecting inputs, A ragister within DMA is chosen by CPU.
- · RD and WR are 2- way inputs
- when BG input is 0, cpu cam communicate with ragisters, when BG input = I, cpu has relenguished the bus and DMA can communicate directly with memory.

 Note: All registers in the DMA appear to CPU as Ilo interface ragisters, So, cpu can both read and wright DMA ragisters.



Explanation:

The cou imitialises DMA by sending given info. through data bus.

The starting advess of memory where read I wright data is available, word count, made of transfer defined by controll, and controll to begin DMA controll ore also sent.

Q2

- I) immediate addressing:
- -> advess field contains the operand itself.
- : effective advess = 301 60]
- II) delative adressing:
- -> address field contains offset to be added to

31

program counter to advess memory location of operand.

- = offective advess: 601 + 800 = 1401
- III) Register indirect advessing:
- advess of operand is in the ragister. adress field contains another operand.
- So effective advess = R1 = 400
- II) Indexed advessing with R, as index ragistes:
- index absolute advessing. Cas there is advess field)
- effective advess = contents of index ragister + contents of advess field.
 - = 800+ R1 = 800+400

Booth's Algorithm for multiplication! 04

- 1. Start
- 2. Product: 0
- 3. take input of 2 decimal numbers: 1, , 12
- 4. Convert into binary and store as arrays as rum, and rumz
- 2's component num, & num2 if they are (-) ve
- 6. 2's component num2 & store as neary

20118100 copy numias ncopy 7.

\$ 41

88-

8. set 9 = 0

9- if nom = 9: arithmetic shift product ncopy

10. else if num, = I & q = 0

- add noom to product and arithmatic shift product: ncopy.

11- else add num2 to product & withmatic shift
product: ncopy

12. in each step, set 9= num, [i] after shift operation

13- Repeat Steps 9-12 till all bits of num, ate.
Shifted out.

14. Jetur return final result as Acopy

Given numbers: multiplicand = 11111 = (31),0
multiplier = 10101

signs not included.

Multiplicand in B	١١ حـ	111			
Mu Hiplicana	Ē	A	Q	SC	(0.1)
Multiplies in Q	0	00000	10101	101	Q= (21)10
an=I add B	0	11111	-		
Shor EAQ Qn = 0 Shor EAQ Qn = 1 add B	4	01111	11101	011	
Shot EAQ $Q_n = 0, \text{ shot EAQ}$ $Q_n = 1 \text{ add } B$	0	0 (00)	10111	010	

20118100

Shr FAQ---- 1010001011 000 (651)10

05 Adress space:

A bits in advess space = $\frac{2^n}{\text{Size}}$

adress space bits: 48

Memory space

P bits in memory space =

woods in advess space == 2 / size of the word

n = 32

& no. of words in memory space = 216/16

 $= \frac{3^2}{3^4} = \frac{3^2}{3^4}$

 $= 2^{32-5} = 2^{27} = 134217728$

woods

Viotual Memory:

The memogray that appears to be in main memory (RAM) But, most of it is located in Secondary Storage (like solid state disk) and idata is transferred among the two locations as required.

no. of woods in advess space = 2 48 bits

no. of words in memory space = 232 bits

10. of pages = words in advess space / size of page

= 248/4k = 236

2014100 no. of blocks = 232/4k = 220

61 8

05

97

Given: time for task by non-pipeliner system = 100 rs time by pipelined system per task = 20 ns Stages = K = 6 segment tasks = 1000 - n speedup ratio = S= Tran-pipelined / Tpipelined = Tap/Tp also, Top = 100 x 1000 = 105 ns Tp = (k + n-1) x time taken by pipelined system = (6+ 1000-1)20 = 20100 ns $S = \frac{10^5}{2.01 \times 10^4} = \sim 4.975$

06 Given: H (Hit +atio) = 0.8 mem. req. R = 0.9

6- Speedup ratio is 4-975

Cache access time Tc = 50 ns main mem. access. time Tm = 500 rs

9) Avo. Read access time = H.Tc + (1-H) (Tc+ Tm) = 08x50+ 0.2x 550 = 40 + 110 = 150 As

20118100

7/ 88~

so, read access time (ans.) is 150 nano-seconds and for read & right it is 185 nano-seconds.

Given:
$$N = 25000$$
 instauctions / tasks
$$f = 50 \text{ MHz}$$

$$k = 5 \text{ stayes}$$

processor: I instruction issued

9) speedup
$$S_k = \frac{T_1}{T_K} = \frac{nkT}{kT+(n-n)T} = \frac{nk}{k+n-1}$$

$$\frac{60}{54} = \frac{25000 \times 5}{5425000 - 7} = \frac{125 \times 10^5}{2.5604 \times 10^7} = \frac{4.99}{2}$$

$$\frac{\text{e-fficiency}}{|I|} = \frac{S_k}{k} = \frac{4.999}{5} \approx 0.999$$

$$\frac{111}{111} = \frac{1}{1} \frac{1}{1} \frac{1}{111} \frac{1}$$

Mr = 49.99 MIPS

Hence, for the execution for the program with 25k instructions, \$50 MHz clock rate & instruction / clock and 5 stages,

2018100

08

8/ Em

