
# Why multilevel cache?

Sridhar, Associare Professor, CSE BIT Mesra

- 1)Minimize access time(use small cache-L1)
- 2) Maximize hit rate(use large cache-L2)
- 3) Minimize miss penalty (use multibank memory, use non-blocking cache)



#### **AMAT**

1. Simultaneous Access
$$T_{avg} = H_1 * t_1 + (I - H_1) \left[ H_2 * t_2 + (I - H_2) * t_{mm} \right]$$

2. Hierarchical Access
$$T_{avg} = H_{1} * t_{1} + (1 - H_{1}) \left[ H_{2} * (t_{1} + t_{2}) + (1 - H_{2}) (t_{1} + t_{2} + t_{mm}) \right]$$

$$= t_{1} + (1 - H_{1}) \left[ t_{2} + (1 - H_{2}) t_{mm} \right]$$

## Cache Inclusion Policy

• Inclusion policy(content of L1 is also present in L2)

all requests are for read.  Operation		
Scenario	Operation	
Hit in L1	Read content from L1.	
Miss in L1 & Hit in L2	There will not be any role of L2 for evided block from L	
Miss in L1 & L2 Both	First the block is copied to 12, then from there the block is copied to 11.	


Evicted blocks from 11 and L2 will not have any role

### Exclusion

- Content of L1 is not present in L2 also
- L2 is filled with only replaced(victim)blocks of L1.Hence L2 is a victim cache

Scenario	Operation
Hit in L1	Read Content from L1
Miss in L1 & Hit in L2	Move the block from 12 to L1. Evicted block of L1 is moved to 12.
Miss in L1 & L2 Both	copy the block from mm to L1.  Evicted block of (1 is moved to 12.


#### Dual cache at L1





tang inst 
$$n = H_i * t_i + (I - H_i) \left[ H_2 * (t_i + t_2) + (I - H_2) (t_i + t_2 + t_{mm}) \right]$$
  
tang data =  $H_d * t_d + (I - H_d) \left[ H_2 * (t_d + t_2) + (I - H_2) (t_d + t_2 + t_{mm}) \right]$ 

## Ans-1)25ns,2)17.5ns,3)20.5ns



The hit ratio of L1, L2, L3 and main memory are 0.8, 0.9, 0.95 and 1.0 respectively. The access times of respective memories are 10ns, 10ns, 50ns and 500ns. Among total memory references 60% of them are for data.

Average memory access time for only instructions access

Average memory access time for only data access

Average memory access time

#### HW

The read access times and the hit ratios for different caches in a memory hierarchy are as given below:

Cache	Read access time (in nanoseconds)	Hit ratio
I-cache	2	0.8
D-cache	2	0.9
L2-cache	8	0.9

The read access time of main memory in 90nanoseconds. Assume that the caches use the referred-word-first read policy and the write-back policy. Assume that all the caches are direct mapped caches. Assume that the dirty bit is always 0 for all the blocks in the caches. In execution of a program, 60% of memory reads are for instruction fetch and 40% are for memory operand fetch. The average read access time in nanoseconds (up to 2 decimal places) is \_\_\_\_\_?